

FORMAL VERIFICATION

AN ESSENTIAL TOOLKIT FOR MODERN VLSI DESIGN



ERIK SELIGMAN ■ TOM SCHUBERT
M V ACHUTHA KIRAN KUMAR

Formal Verification

An Essential Toolkit for Modern VLSI Design

Erik Seligman

Tom Schubert

M V Achutha Kiran Kumar





Acquiring Editor: Todd Green

Editorial Project Manager: Lindsay Lawrence Project Manager: Priya Kumaraguruparan

Cover Designer: Alan Studholme

Morgan Kaufmann is an imprint of Elsevier 225 Wyman Street, Waltham, MA 02451, USA

Copyright © 2015 Erik Seligman, Tom Schubert and M V Achutha Kiran Kumar. Published by Elsevier Inc. All rights reserved.

No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying, recording, or any information storage and retrieval system, without permission in writing from the publisher. Details on how to seek permission, further information about the Publisher's permissions policies and our arrangements with organizations such as the Copyright Clearance Center and the Copyright Licensing Agency, can be found at our website: www.elsevier.com/permissions.

This book and the individual contributions contained in it are protected under copyright by the Publisher (other than as may be noted herein).

Notices

Knowledge and best practice in this field are constantly changing. As new research and experience broaden our understanding, changes in research methods, professional practices, or medical treatment may become necessary.

Practitioners and researchers must always rely on their own experience and knowledge in evaluating and using any information, methods, compounds, or experiments described herein. In using such information or methods they should be mindful of their own safety and the safety of others, including parties for whom they have a professional responsibility.

To the fullest extent of the law, neither the Publisher nor the authors, contributors, or editors, assume any liability for any injury and/or damage to persons or property as a matter of products liability, negligence or otherwise, or from any use or operation of any methods, products, instructions, or ideas contained in the material herein.

ISBN: 978-0-12-800727-3

British Library Cataloguing-in-Publication Data

A catalogue record for this book is available from the British Library

Library of Congress Cataloging-in Publication Data

A catalog record for this book is available from the Library of Congress

For information on all Morgan Kaufmann publications visit our website at http://store.elsevier.com/



Formal Verification

Foreword for "Formal Verification: An Essential Toolkit for Modern VLSI Design"

Complex VLSI designs pervade almost every aspect of modern life. We take for granted the existence of cell phones, or antilock braking systems, or web servers, without even being aware of the technology under the hood. As users or customers, we also take it for granted that these devices will function correctly. The impact of an undetected functional failure can range from mild annoyance to major catastrophe, and the potential cost—to individuals, to companies, to society as a whole—can be immense. As just one example, the Pentium® "FDIV" bug in 1994 resulted in Intel Corporation taking a \$475M charge against earnings to cover the cost associated with replacement of the defective CPUs.

The danger of an undetected functional failure is compounded by the relent-less march of semiconductor process technology—"Moore's Law"—that allows us to put ever more complex designs onto a single piece of silicon. With this complexity come an increasing number of bugs, which need to be found and fixed before the design can be qualified for production use. With shorter design cycles and increased competitive pressure to get products to market faster, verification is now the critical path to production. The authors of the 2011 International Technology Roadmap for Semiconductors described verification as "a bottleneck that has now reached crisis proportions."

The traditional "dynamic testing" approach to design verification has been to:

- · Create a verification wrapper or "testbench" around all or part of the design
- Write focused tests, or generate directed random tests, in order to stimulate the design
- Run these tests on an executable software model of the design (typically written at the Register Transfer Level, or RTL for short)
- Debug any resulting failures, fix the offending component (either the RTL, the testbench, or the test itself), and re-run tests until the design is "clean"

However, this approach has a number of drawbacks:

- Testbench development can be a lengthy process—typically of the order of months for complex areas of the design
- Testbench development is an error-prone activity, often creating a number of bugs in the testbench equal to or greater than the number that exist in the actual RTL

- Test execution is an expensive business—Intel dedicates tens of thousands of high-performance computer servers to this problem running around the clock, along with dedicated emulation hardware and FPGA-based solutions
- Tests themselves may contain errors that either mask problems in the RTL (false positives) or wrongly indicate errors that do not in fact exist (false negatives)
- Debug of failing tests is a major effort drain—often the largest single component of validation effort—in part because the failure is often detected only long after the point at which it occurred
- It is in general hard to tell how much of the design has been exercised ("covered") by any given set of tests, so even if all tests are passing it still isn't clear that the design is really clean
- Bug detection via dynamic testing is an inherently sequential process, often referred to as "peeling the onion," since bugs can and do hide behind other bugs
- Some bugs—like the Pentium® FDIV bug mentioned earlier—are datadependent, or involve such a complex set of microarchitectural conditions that it is highly unlikely that they will be hit by random testing on an RTL model

A different approach, formal verification (FV), has gained acceptance in recent years as a shorter-time, lower-effort, and more comprehensive alternative to dynamic testing. The purpose of this book is to explain what FV is, why it offers at least a partial solution to the limitations of dynamic testing, and how, when, and where it should be applied.

FV is a powerful technique that enables a design or validation engineer to directly analyze and mathematically explore the quality or other aspects of an RTL design, providing 100% coverage of large subsets of the design space without needing to create a simulation testbench or test vectors. Its usage and development have been growing at Intel over the last two decades, and it is now increasingly considered a mainstream technique for both design and validation.

The authors of this book start by describing their goal: helping VLSI designers and validators who focus on RTL to do their jobs more effectively and efficiently by leveraging FV techniques. This approach is sometimes referred to at Intel as the democratization of FV, or "FV for All," since the intent is to expand the use of FV beyond the realm of FV experts and enable much wider use of FV tools and techniques. They briefly describe the history of FV: how early artificial intelligence concepts led to formal verification; theoretical objections to formal verification and why they are not true blocking issues; and general techniques for abstracting problems to make them more tractable for formal verification.

Chapter 2 describes basic FV algorithms in enough detail to convince the reader that FV isn't some form of black magic—these techniques really do gain full coverage without requiring exhaustive (and computationally infeasible) simulation cycles. In particular, the Boolean satisfiability (SAT) problem is explained,

along with a description of the model-checking algorithms and tools that allow it to be solved for many classes of problem.

Chapter 3 provides an introduction to System Verilog Assertions (SVAs): what they are (and the different types of SVAs such as simple Boolean conditions, temporal assertions, etc.) and how they can be combined into sequences and properties. Chapter 4 builds on this by introducing the concept of Formal Property Verification (FPV): what it is; how it compares with dynamic simulation; and usage models such as design exploration, bug hunting, and bounded- and full-proofs.

The heart of the book lies in Chapters 5 and 6, which explain how to make effective use of FPV for Design Exercise and Verification, respectively. The authors' extensive experience with the application of FPV to real-world problems illuminates almost every page of these two chapters with examples gleaned from current and past Intel development projects, along with many helpful hints that will enable the novice user to make effective use of FPV tools.

Chapter 7 switches gears to describe how FPV can be used to create "Apps" for different design domains such as post-silicon bug reproduction, SoC connectivity checking, standard (non-project-specific) protocol verification, unreachable coverage elimination, and control register access policies. These apps enable design and validation engineers who do not have an FV background to quickly apply formal verification methods to the targeted domains, rather than relying on expensive and time-consuming dynamic simulation.

Chapter 8 discusses Formal Equivalence Verification (FEV), which is one of the most mature FV techniques and one that has been deployed at Intel for many years to ensure that RTL matches schematics, and hence that validation results from RTL simulation or formal verification will be applicable to the functional correctness of actual silicon.

Chapter 9—"FV's Greatest Bloopers: False Positives in Formal Verification" is worth the price of the book all by itself. It discusses some of the limitations of formal methods, in particular, the so-called "vacuity" issue, which is an assumption or set of assumptions that rules out legal data and hence leads to false positives (the absence of counter-examples). The examples given in this chapter, and the tips for avoiding these kinds of real-world problems, are worth their weight in gold!

With all of the benefits that FV can provide, the astute reader may be wondering why the technique is not already used more widely as an integral part of the VLSI design process. The answer is that design complexity, and the capacity needed to handle it, can overwhelm even the best FV tools. Chapter 10 addresses this critical issue, first describing the general concepts of complexity and NP-completeness, and then identifying complexity reduction techniques such as black boxing, case splitting, and property simplification that can be used to make FV a tractable solution. Here again, the authors' experience with complex real-world designs enables them to provide practical advice and solutions to what can appear to be daunting problems.

Chapter 11 wraps things up by describing how the reader can introduce the techniques described in this book into his or her organization, and effectively deploy them to increase design and validation productivity. Once again, the emphasis is on the practical: solving real-life problems, using small experiments to demonstrate the power of FPV techniques, getting measurable results and data that help to convince skeptics.

This book is a valuable addition to the library of both experienced and novice users of formal tools and methods. It has my highest recommendation.

Robert Bentley

Former Director, Formal Verification Center of Expertise, Intel

Acknowledgments

The contents of this book were inspired by the collective efforts of hundreds of our colleagues, at Intel and in the industry beyond; too numerous to name here. But we must thank all the researchers, mathematicians, designers, and validation engineers, whose hard work over many decades has brought us to a technological state where books like this one, and the methods we describe, are accessible and useful for a general engineering audience.

We would also like to individually thank our colleagues who reviewed and sent notes on various draft sections of this book, making major contributions to the quality of the final version. These include: Dan Benua, Jesse Bingham, Claudia Blank, Shalom Bresticker, Ben Cohen, Craig Deaton, Jim Falkenstrom, Harry Foster, Ziyad Hanna, David Hoenig, Robert Jones, Chris Komar, Joe Leslie-Hurd, Mayank Singhal, Brandon Smith, Noppanunt Utamaphethai, Gordon Vreugdenhil, and Ping Yeung.

Finally, we would like to thank our families, whose patience and support made this book possible.

Contents

	SI Design"xiii
	entsxvii
CHAPTER 1	Formal verification: from dreams to reality
	What Is FV?
	Why This Book?3
	A Motivating Anecdote4
	FV: The Next Level of Depth6
	Overall Advantages of FV6
	General Usage Models for FV
	FV for Complete Coverage 8
	FV Methods Not Discussed in This Book11
	The Emergence of Practical FV
	Early Automated Reasoning
	Applications to Computer Science
	Model Checking Becomes Practical
	The Standardizing of Assertions
	Challenges in Implementing FV
	Fundamental Limitations of Mathematics
	Complexity Theory 17
	The Good News
	Amplifying the Power of Formal
	Getting the Most Out of This Book
	Practical Tips from This Chapter
	Further Reading21
CHAPTER 2	Basic formal verification algorithms
	Formal Verification (FV) in the Validation Process
	A Simple Vending Machine Example
	Comparing Specifications
	Cones of Influence 28
	Formalizing Operation Definitions
	Building Truth Tables Intelligently
	Adding Sequential Logic

	Boolean Algebra Notation	30
	Basic Boolean Algebra Laws	32
	Comparing Specifications	32
	BDDs	35
	Computing a BDD for a Circuit Design	37
	Model Checking	38
	Boolean Satisfiability	39
	Bounded Model Checking	40
	Solving the SAT Problem	41
	The Davis-Putnam SAT Algorithm	43
	The Davis Logemann Loveland (DLL) SAT	
	Algorithm	45
	Chapter Summary	46
	Further Reading	47
CHAPTER 3	Introduction to systemverilog assertions	40
CHAPTER 3		
	Basic Assertion Concepts	
	A Simple Arbiter Example	
	What Are Assertions?	
	What Are Assumptions?	
	What Are Cover Points?	
	Clarification on Assertion Statements	
	SVA Assertion Language Basics	
	Immediate Assertions	
	Writing Immediate Assertions	55
	Complications of Procedural Code and Motivation	
	for Assert Final	
	Location in Procedural Blocks	
	Boolean Building Blocks	
	Concurrent Assertion Basics and Clocking	
	Sampling and Assertion Clocking	
	Sampled Value Functions	
	Concurrent Assertion Clock Edges	
	Concurrent Assertion Reset (Disable) Conditions	
	Setting Default Clock and Reset	
	Sequences, Properties, and Concurrent Assertions	
	Sequence Syntax and Examples	
	Property Syntax and Examples	
	Named Sequences and Properties	
	Assertions and Implicit Multithreading	
	Writing the Properties	
	Summary Practical Tips from This Chapter	
	Further Reading	00

CHAPTER 4	Formal property verification	87
	What Is FPV?	
	Example for This Chapter: Combination Lock	
	Bringing Up a Basic FPV Environment	
	How Is FPV Different from Simulation?	
	What Types and Sizes of Models Can Be Run?	105
	How Do We Reach Targeted Behaviors?	
	What Values Are Checked?	106
	Deciding Where and How to Run FPV	111
	Summary	115
	Practical Tips from This Chapter	116
	Further Reading	117
CHAPTER 5	Effective FPV for design exercise	
	Example for This Chapter: Traffic Light Controller	120
	Creating a Design Exercise Plan	123
	Design Exercise Goals	
	Major Properties for Design Exercise	125
	Complexity Staging Plan	126
	Exit Criteria	129
	Putting It All Together	130
	Setting Up the Design Exercise FPV Environment	
	Cover Points	131
	Assumptions	132
	Assertions	
	Clocks and Resets	133
	Sanity-Checks	133
	Wiggling the Design	133
	The Wiggling Process	
	Wiggling Stage 1: Our First Short Waveform	
	Debugging Another Short Waveform	
	Exploring More Interesting Behaviors	
	Answering Some New Questions	
	Proving the Assertions	
	Removing Simplifications and Exploring More Behaviors	
	Facing Complexity Issues	
	Summary	
	Practical Tips from This Chapter	
	Further Reading	152
CHAPTER 6	Effective FPV for verification	153
	Deciding on Your FPV Goals	
	Bug Hunting FPV	
	Full Proof FPV	155

	Staging Your FPV Efforts	156
	Example for This Chapter: Simple ALU	157
	Understanding the Design	
	Creating the FPV Verification Plan	
	FPV Goals	. 162
	Major Properties for FPV	. 163
	Addressing Complexity	
	Quality Checks and Exit Criteria	
	Initial Cover Points	
	Extended Wiggling	. 177
	Expanding the Cover Points	
	Removing Simplifications and Exploring More	
	Behaviors	183
	The Road to Full Proof FPV	
	Summary	
	Practical Tips from This Chapter	
	Further Reading	
	1 utility Troubing	100
CHAPTER 7	FPV "Apps" for specific SOC problems	. 189
	Reusable Protocol Verification	
	Basic Design of the Reusable Property Set	
	Property Direction Issues	
	Verifying Property Set Consistency	
	Checking Completeness	
	Unreachable Coverage Elimination	
	The Role of Assertions in UCE	
	Covergroups and Other Coverage Types	
	Connectivity Verification	
	Model Build for Connectivity	
	Specifying the Connectivity	
	Possible Connectivity FPV Complications	
	Control Register Verification	
	Specifying Control Register Requirements	
	SVA Assertions for Control Registers	
	Major Challenges of Control Register Verification	
	Post-Silicon Debug	
	Building the FPV Environment	
	The Paradox of Too Much Information	
	Using Semiformal Design Exploration	
	Proving Your Bug Fixes Correct	
	Summary	
	Practical Tips from This Chapter	221
	Further Reading	

CHAPTER 8	Formal equivalence verification	225
	Types of Equivalence to Check	226
	Combinational Equivalence	
	Sequential Equivalence	
	Transaction-Based Equivalence	
	FEV Use Cases	
	RTL to Netlist FEV	
	RTL to RTL FEV	233
	Running FEV	238
	Choosing the Models	
	Key Point Selection and Mapping	
	Assumptions and Constraints	
	Debugging Mismatches	
	Additional FEV Challenges	
	Latch/Flop Optimizations	
	Conditional Equivalence	
	Don't Care Space	
	Complexity	
	Summary	
	Practical Tips from This Chapter	
	Further Reading	
CHAPTER 9	Formal verification's greatest bloopers:	261
CHAPTER 9	the danger of false positives	
CHAPTER 9	the danger of false positives	263
CHAPTER 9	the danger of false positives Misuse of the SVA Language The Missing Semicolon	263 263
CHAPTER 9	the danger of false positives Misuse of the SVA Language The Missing Semicolon Assertion at Both Clock Edges	263 263
CHAPTER 9	the danger of false positives Misuse of the SVA Language The Missing Semicolon Assertion at Both Clock Edges Short-Circuited Function with Assertion	263 263 264
CHAPTER 9	the danger of false positives Misuse of the SVA Language The Missing Semicolon Assertion at Both Clock Edges Short-Circuited Function with Assertion Subtle Effects of Signal Sampling	263 264 265
CHAPTER 9	the danger of false positives Misuse of the SVA Language The Missing Semicolon Assertion at Both Clock Edges Short-Circuited Function with Assertion Subtle Effects of Signal Sampling Liveness Properties That Are Not Alive	263 263 264 265 267
CHAPTER 9	the danger of false positives Misuse of the SVA Language The Missing Semicolon Assertion at Both Clock Edges Short-Circuited Function with Assertion Subtle Effects of Signal Sampling Liveness Properties That Are Not Alive Preventing SVA-Related False Positives	263 264 265 266 267
CHAPTER 9	the danger of false positives Misuse of the SVA Language The Missing Semicolon Assertion at Both Clock Edges Short-Circuited Function with Assertion Subtle Effects of Signal Sampling Liveness Properties That Are Not Alive Preventing SVA-Related False Positives Vacuity Issues	263 264 265 266 268 268
CHAPTER 9	the danger of false positives Misuse of the SVA Language The Missing Semicolon Assertion at Both Clock Edges Short-Circuited Function with Assertion Subtle Effects of Signal Sampling Liveness Properties That Are Not Alive Preventing SVA-Related False Positives Vacuity Issues Misleading Cover Point with Bad Reset	263 264 265 266 267 269 270
CHAPTER 9	the danger of false positives Misuse of the SVA Language The Missing Semicolon Assertion at Both Clock Edges Short-Circuited Function with Assertion Subtle Effects of Signal Sampling Liveness Properties That Are Not Alive Preventing SVA-Related False Positives Vacuity Issues	263 263 265 266 267 269 271
CHAPTER 9	the danger of false positives Misuse of the SVA Language The Missing Semicolon Assertion at Both Clock Edges Short-Circuited Function with Assertion Subtle Effects of Signal Sampling Liveness Properties That Are Not Alive Preventing SVA-Related False Positives Vacuity Issues Misleading Cover Point with Bad Reset Proven Memory Controller That Failed Simulation	263 263 264 265 266 269 270 271
CHAPTER 9	the danger of false positives Misuse of the SVA Language The Missing Semicolon Assertion at Both Clock Edges Short-Circuited Function with Assertion Subtle Effects of Signal Sampling Liveness Properties That Are Not Alive Preventing SVA-Related False Positives Vacuity Issues Misleading Cover Point with Bad Reset Proven Memory Controller That Failed Simulation Contradiction Between Assumption and Constraint	263 263 264 265 266 268 270 271 272
CHAPTER 9	the danger of false positives Misuse of the SVA Language The Missing Semicolon Assertion at Both Clock Edges Short-Circuited Function with Assertion Subtle Effects of Signal Sampling Liveness Properties That Are Not Alive Preventing SVA-Related False Positives Vacuity Issues Misleading Cover Point with Bad Reset Proven Memory Controller That Failed Simulation Contradiction Between Assumption and Constraint The Queue That Never Fills, Because It Never Starts Preventing Vacuity: Tool and User Responsibility Implicit or Unstated Assumptions	263 263 264 265 266 268 269 271 272 274 275
CHAPTER 9	the danger of false positives Misuse of the SVA Language The Missing Semicolon Assertion at Both Clock Edges Short-Circuited Function with Assertion Subtle Effects of Signal Sampling Liveness Properties That Are Not Alive Preventing SVA-Related False Positives Vacuity Issues Misleading Cover Point with Bad Reset Proven Memory Controller That Failed Simulation Contradiction Between Assumption and Constraint The Queue That Never Fills, Because It Never Starts Preventing Vacuity: Tool and User Responsibility	263 263 264 265 266 268 269 271 272 274 275
CHAPTER 9	the danger of false positives Misuse of the SVA Language The Missing Semicolon Assertion at Both Clock Edges Short-Circuited Function with Assertion Subtle Effects of Signal Sampling Liveness Properties That Are Not Alive Preventing SVA-Related False Positives Vacuity Issues Misleading Cover Point with Bad Reset Proven Memory Controller That Failed Simulation Contradiction Between Assumption and Constraint The Queue That Never Fills, Because It Never Starts Preventing Vacuity: Tool and User Responsibility Implicit or Unstated Assumptions	263 263 264 265 266 269 271 272 275 277
CHAPTER 9	the danger of false positives Misuse of the SVA Language The Missing Semicolon Assertion at Both Clock Edges Short-Circuited Function with Assertion Subtle Effects of Signal Sampling Liveness Properties That Are Not Alive Preventing SVA-Related False Positives Vacuity Issues Misleading Cover Point with Bad Reset Proven Memory Controller That Failed Simulation Contradiction Between Assumption and Constraint The Queue That Never Fills, Because It Never Starts Preventing Vacuity: Tool and User Responsibility Implicit or Unstated Assumptions Libraries with Schematic Assumptions	263 263 264 265 266 268 271 271 272 277 277 279

	Division of Labor	282
	Loss of Glue Logic	282
	Case-Splitting with Missing Cases	283
	Undoing Temporary Hacks	284
	Safe Division of Labor	284
	Summary	285
	Practical Tips from This Chapter	
	Further Reading	
CHAPTER 10	Dealing with complexity	289
	Design State and Associated Complexity	
	Example for This Chapter: Memory Controller	
	Observing Complexity Issues	
	Simple Techniques for Convergence	
	Choosing the Right Battle	
	Engine Tuning	
	Blackboxing	
	Parameters and Size Reduction	
	Case-Splitting	
	Property Simplification	
	Cut Points	
	Semiformal Verification	
	Incremental FEV	
	Helper Assumptions and Not-So-Helpful Assumptions	
	Writing Custom Helper Assumptions	
	Leveraging Proven Assertions	
	Do You Have Too Many Assumptions?	
	Generalizing Analysis Using Free Variables	
	Exploiting Symmetry with Rigid Free Variables	
	Other Uses of Free Variables	
	Downsides of Free Variables	
	Abstraction Models for Complexity Reduction	
	Counter Abstraction	
	Sequence Abstraction	
	Memory Abstraction	
	Shadow Models	
	Summary	
	Practical Tips from This Chapter: Summary	
	Further Reading	
OHADTED 44	Vous now EV owere lifestyle	22.
CHAPIER II	Your new FV-aware lifestyle	
	Uses of FV	
	Design Exercise	326