# vances in 3D Integrated Circuits and Systems

Hao Yu • Chuan Seng Tan





## Advances in **3D Integrated Circuits** and **Systems**

Hao Yu · Chuan-Seng Tan

NTU, Singapore



Published by

World Scientific Publishing Co. Pte. Ltd.

5 Toh Tuck Link, Singapore 596224

USA office: 27 Warren Street, Suite 401-402, Hackensack, NJ 07601 UK office: 57 Shelton Street, Covent Garden, London WC2H 9HE

### Library of Congress Cataloging-in-Publication Data

Yu, Hao (Electrical engineer)

Advances in 3D integrated circuits and systems / by Hao Yu (NTU, Singapore), Chuan-Seng Tan (NTU, Singapore).

pages cm. -- (Series on emerging technologies in circuits and systems)

Includes bibliographical references and index.

ISBN 978-9814699006 (hardback : alk. paper) -- ISBN 978-9814699013 (pbk. : alk. paper)

1. Three-dimensional integrated circuits. I. Tan, Chuan Seng. II. Title.

TK7874.893.Y83 2015

621.3815--dc23

2015020144

#### British Library Cataloguing-in-Publication Data

A catalogue record for this book is available from the British Library.

Copyright © 2016 by World Scientific Publishing Co. Pte. Ltd.

All rights reserved. This book, or parts thereof, may not be reproduced in any form or by any means, electronic or mechanical, including photocopying, recording or any information storage and retrieval system now known or to be invented, without written permission from the publisher.

For photocopying of material in this volume, please pay a copying fee through the Copyright Clearance Center, Inc., 222 Rosewood Drive, Danvers, MA 01923, USA. In this case permission to photocopy is not required from the publisher.

In-house Editor: Amanda Yun

Typeset by Stallion Press

Email: enquiries@stallionpress.com

Printed in Singapore by B & Jo Enterprise Pte Ltd

### Advances in **3D Integrated Circuits** and **Systems**

### Series on Emerging Technologies in Circuits and Systems

**Series Editor:** Kiat-Seng Yeo (Singapore University of Technology & Design, Singapore)

Published

Vol. 1 Advances in 3D Integrated Circuits and Systems by Hao Yu and Chuan-Seng Tan

### Preface

In the past few decades, the design of computers has been primarily driven by improving performance with faster clock frequency of single-core processor using transistor scaling. The transistor scaling towards high performance of fast clock frequency is, however, stuck recently due to the constraint of power density. By exploiting parallelism, multi-core processor based design of computers has emerged to scale up performance of throughput under power budget. As such, the scaling paradigm has changed to integrate as many processor cores as possible on one single chip. In the traditional 2D based memory-logic integration, the scalability of many-core integration is limited by the communication between the cores and memory by I/O interconnections, which have posed stringent requirements for high utilization efficiency of both bandwidth and power towards operating thousands of microprocessor cores on chip.

Stacking one layer (with core or memory blocks) above the other with short-distance RC interconnects of through-silicon vias (TSVs), 3D integration has become one promising alternative for many-core memory-logic integration with high bandwidth and low power. The other possible alternative for many-core memory-logic integration is 2.5D integration, to place core and memory blocks both on one common substrate, interconnected with the aid of middle-distance transmission lines (underneath the substrate) of through-silicon interposers (TSIs). Even though 3D and 2.5D integrations are potential candidates for many-core memory-logic integration, there are a few critical issues to be addressed as shown in this book.

From the device fabrication perspective, TSV involves a complex process due to its smaller dimension and demanded accuracy with existence of liner material around metal-fill. On the other hand, fabrication of TSI involves fabrication of TSV, microbumps and other metal layers, thus involving additional complexity. The modeling of TSV/TSI can be quite different from the traditional RC interconnects. Existence of liner material around TSV metal-fill and also thermal-mechanical stress due to mismatch of coefficient of thermal expansion (CTE) between Si and TSV metal-fill can have critical effect on the active device parameters in the vicinity of TSV. In addition, as the fabricated TSVs may result in a poor yield, careful physical design and testing needs to be carried out. However, due to the existence of thousands of TSVs, a low complex physical design is required.

From the system management perspective, thermal management is one of the key challenges to be addressed in 3D integration. In addition to allocating dummy TSV for cooling, recent microfluidic channel based active cooling is also introduced. Microfluidic channels can be etched beneath the substrate of each layer in 3D and the microfluid flowing through the channel can help in cooling the substrate layer. However, an effective management of microfluid has to be performed such as flow-rate control to avoid unnecessary overhead. Similarly, dummy TSVs can be inserted to reduce the thermal and stress gradients across the chip. In addition to thermal management, power management needs to be performed in 3D many-core processors as well to avoid dark silicon dilemma. Many multi-core processor designs make use of off-chip power converters, which may not be scalable for the surge of the supply current demanded by many-core processors. As such, an effective power management of power I/Os needed to be carried with less number of power converters.

What is more, signal I/Os are utilized for the communication between memory and logic blocks. The available limited communication bandwidth is often the bottleneck. Bandwidth utilization of 2.5D TSI I/Os is less compared to that of 3D TSV I/Os. To improve the bandwidth utilization, memory controller needs to be explored with configurability. Previous works on memory controllers are either static or non-scalable for many-core processors. Further, with the increase in communication between memory and logic blocks, communication power also increases. Reduction in I/O voltage swing can help in reducing the communication power at the expense of bit-error-rate (BER). As some types of workloads can tolerate a certain amount of BER, I/O communication can thereby be performed with reduced voltage swing by the use of signal I/O management.

This book is intended to address all the above mentioned challenges. The need for many-core processors with according design challenges faced in the traditional 2D integration is presented in Chapter 1. The rest of the book is divided into five parts as follows.

Preface vii

Part 1 deals with the 3D-IC device modeling. We introduce fabrication methodology utilized for TSVs and TSIs and also evaluate their performance with different kinds of materials in Chapter 2. We further develop TSV and TSI device models in Chapter 3.

Part 2 presents the 3D-IC physical design and testing. We introduce macromodeling to reduce the physical design complexity of thousands of TSVs, which is followed by the corresponding TSV allocation methods for power grid and clock in Chapter 4 and Chapter 5 respectively. Moreover, to effectively evaluate the reliability of TSVs under test, we further propose the TSV testing with compressive sensing as discussed in Chapter 6.

Part 3 illustrates the thermal management of 3D-IC many-core processors. We introduce the system level thermal and power models in Chapter 7. We further discuss microfluid based thermal management in Chapter 8.

Part 4 deals with the power and signal I/O management of the 3D-IC many-core processor. To improve power-converter utilization, we present the power I/O management by space-time multiplexing in Chapter 9. To improve I/O channel utilization, we also present the signal I/O management by the space-time multiplexing and the adaptive voltage-swing in Chapter 10.

Part 5 presents 3D-IC design examples. We first show the 3D integration of MEMS sensor and CMOS readout circuit in Chapter 11. Next, we present the 2.5D I/O design such as pre-emphasis, adaptive driver, and clock-data recovery in Chapter 12. We further discuss an 8-core microprocessor with accelerator and memory blocks integrated by 2.5D I/Os. Lastly, we discuss the 3D integration of the non-volatile memory in Chapter 14.

Lastly, the authors would like to thank their students at Nanyang Technological University: Sai Manoj P. D., Lin Zhang, Hongyu Li, Hantao Huang, Kanwen Wang, Yuhao Wang, Dongjun Xu, Xiwei Huang, Hanhua Qian, Shunli Ma, Yang Shang, Jie Lin and Shikai Zhu, for their contribution to this book. Sai Manoj P. D. in particular has made the significant help for this book. The authors would also like to thank their colleagues: Prof. Paul Franzon, Prof. Sungkyu Lim, Prof. Dennis Sylvester, Prof. Sheldon Tan, Prof. Yuan Xie, Prof. Eby Friedman, Prof. Chiphong Chang, Prof. Zhiyi Yu and Prof. Wei Zhang, for their kind suggestion and collaboration. The relevant research is funded by MOE Tier-2, A\*STAR PSF, DIRP and NRF CRP grants from Singapore.

Hao Yu Chuan Seng Tan Singapore

### Contents

Pr	eface		V
1.	Intro	duction	1
	1.1	Thousand-core On-chip	1
	1.2	State-of-the-Art Many-core Microprocessors	5
	1.3	Memory-logic Integration	7
		1.3.1 2D Integration Challenges	7
		1.3.1.1 Scalability	7
		1.3.1.2 Channel Loss	8
		1.3.1.3 I/O Circuit Design	9
		1.3.1.4 Testing	10
		1.3.1.5 Thermal Management	10
		1.3.1.6 Power Management	11
		1.3.1.7 I/O Management	11
		1.3.2 3D Integration	12
		1.3.3 2.5D Integration	14
	1.4	Organization of the Book	15
Pa	art 1.	Device Modeling	17
2.	Fabri	cation	19
	2.1	Introduction	19
	2.2	TSV Structure and Fabrication	21
		2.2.1 Structure Design	21
		2.2.1.1 Wafer Layout and Mask Design	21
		2.2.1.2 Electrical Structure Design	22

3.

		2.2.1.3 Thermal Structure Design	24
		2.2.1.4 Dummy TSV Blocks	25
	2.2.2		25
		2.2.2.1 Electrical Structure Fabrication Process .	25
		2.2.2.2 Thermal Structure Fabrication Process .	28
	2.2.3	Process Control and Optimization	30
			30
			31
		2.2.3.3 Ta Barrier/Cu Seed Layer Deposition and	
			33
			35
2.3	TSV E		37
	2.3.1		37
	2.3.2		38
			38
			42
	2.3.3	Black Diamond Low-k Liner	42
			44
			46
	2.3.4		48
			48
			53
2.4	TSV T	Thermal Characterization Results	54
	2.4.1	Measurement Setup	54
	2.4.2	Cu-TSV Thermal Modeling	55
	2.4.3		56
	2.4.4	Cu-TSV Induced Stress Measurement	
		by Micro-Raman Analysis	61
2.5	TSI St	ructure and Fabrication	64
	2.5.1	Structure Design	65
	2.5.2	Fabrication Process	68
2.6	Summa	ary	69
Device	ce Mode	el	71
3.1	Introdi	uction	71
3.2			72
3.3			75
	3.3.1		75
	3.3.2		77

Contents xi

		3.3.3	Mechanical Model	. 82
		3.3.4	Delay Model	. 86
			3.3.4.1 Electrical-Thermal Coupled Delay Mode	el 86
			3.3.4.2 Electrical-Mechanical Coupled Delay	
			Model	. 87
			3.3.4.3 Electrical-Thermal-Mechanical Coupled	d
			Delay Model	. 88
		3.3.5	Power Model	. 90
	3.4	TSI D	evice Model	. 91
		3.4.1	Delay Model	
			3.4.1.1 T-line Model	. 92
			3.4.1.2 Delay of T-line	. 93
		3.4.2	Power Model	. 94
			3.4.2.1 TSV and TSI Comparison	. 95
			3.4.2.2 Energy-efficiency Analysis	. 95
	3.5	Summ	ary	. 97
Pa	art 2.	Phy	ysical Design	99
4.	Macr	omodel		101
	4.1	Intual	hation	. 101
	4.1		uction	
			and Thermal Integrity	
	4.3		omodeling	
		4.3.1	Complexity Compression	
			4.3.1.1 Complexity Compression of States	
		190	4.3.1.2 Complexity Compression of I/Os	
	4.4	4.3.2	Parameterization	
	4.4	Summ	ary	. 111
5.	TSV	Allocat	ion	113
	5.1	Introd	uction	. 113
	5.2		Ground Design	
	323.00	5.2.1	Problem Formulation	
		5.2.2	Sensitivity based TSV Allocation	
	5.3		tree Design	
		5.3.1	Problem Formulation	
		5.3.2	Sensitivity based TSV Allocation	
		21212	5.3.2.1 Reduction of Thermal Gradient	

		5.3.2.2 Reduction of Stress Gradient	126
		5.3.2.3 Clock-skew Reduction	128
	5.4	Summary	137
6.	Testi	ng	139
	6.1	Introduction	139
	6.2	3D IC Test	140
		6.2.1 System Architecture	140
		6.2.2 Problem Formulation	142
	6.3	Compressive Sensing and Recovery of Testing Data	143
		6.3.1 Sparsity of Test Data	143
		6.3.2 Lossless Compression and Recovery	145
		6.3.3 OMP Solver	146
	6.4	TSV Testing	147
		6.4.1 Testing Circuit	147
		6.4.2 Pre-bond TSV Test	149
		6.4.3 Post-bond TSV Test	152
	6.5	Summary	153
Pa	ert 3	. Thermal Management	155
7.	Powe	er and Thermal System Model	157
	7.1	Introduction	157
	7.2	3D System Power Model	159
		7.2.1 Core and DRAM Power Model	159
		7.2.2 System Power Breakdown	160
		7.2.2.1 Thermal Runaway Failure	162
	7.3	3D System Thermal Model	164
			TOT
		7.3.1 Microfluidic Channel Thermal Model	166
			166
		7.3.2 Steady State Thermal Analysis	
		7.3.2 Steady State Thermal Analysis	166 167
	7.4	7.3.2 Steady State Thermal Analysis	166 167 168
	7.4	7.3.2 Steady State Thermal Analysis	166 167 168 169
	7.4	7.3.2 Steady State Thermal Analysis	166 167 168 169 171
	7.4 7.5	7.3.2 Steady State Thermal Analysis	166 167 168 169 171 171
8	7.5	7.3.2 Steady State Thermal Analysis	166 167 168 169 171 171 172 173
8.	7.5	7.3.2 Steady State Thermal Analysis	166 167 168 169 171 171 172

Contents	X111

	8.2	3D Cyber-physical Thermal Management178.2.1 Real-time Temperature Demand Estimation178.2.2 Prediction and Correction178.2.3 Clustering of Microchannels188.2.4 Allocation of Flow Rates188.2.5 Minimization of Cooling Effort19Summary19	9 9 2 9
Pa	rt 4.	. I/O Management 198	5
9.	Powe	er I/O Management 19	7
	9.1	Introduction	7
	9.2	3D Power I/O Management	
		9.2.1 System Architecture	
		9.2.2 Problem Formulation	
	9.3	ILP based Optimization	
	9.4	Space-time Multiplexing	
		9.4.1 Adaptive Clustering	
		9.4.1.1 Power-signature Extraction 20	
		9.4.1.2 Space Multiplexing: Grouping 21	
		9.4.1.3 Time Multiplexing: Subgrouping 21	
		9.4.1.4 Allocation of Power Converters 21	
		9.4.2 Scheduling of Workloads	
		9.4.2.1 Slack Calculation	
		9.4.2.2 Scheduling of Workloads 22	
	9.5	Summary	
10.	Signa	al I/O Management 22	9
	10.1	Introduction	9
	10.2	3D Bandwidth and Voltage-swing Management 23	
		10.2.1 System Architecture	
		10.2.2 Problem Formulation	
	10.3	Signal I/O Bandwidth Management	
		10.3.1 Memory-access Data-pattern 23	
		10.3.1.1 LLC MPKI Pattern 23	
		10.3.1.2 Quality of Service	
		10.3.2 Reconfigurable Memory Controller 23	
		10.3.2.1 Space Multiplexing: Channel Allocation . 23	

		10.3.2.2 Time Multiplexing: Time-slot	
		Allocation	238
		10.3.2.3 Space-Time Multiplexing based I/O	
		Bandwidth Management	239
	10.4	Signal I/O Voltage-swing Management	245
		10.4.1 Reinforcement Q-learning	248
		10.4.1.1 Q-learning Theory	248
		10.4.1.2 System Model	250
		10.4.1.3 Adaptive I/O Voltage-swing Tuning	251
		10.4.1.4 Accelerated Q-learning	254
		10.4.1.5 Comparison of Adaptive Tuning by	
		Conventional and Accelerated	
		Q-learning	259
	10.5	Summary	261
11.	Senso	or and a second	263
	11.1	Introduction	263
	11.2	3D Sensor Design	265
		11.2.1 SOI MEMS Accelerometer	265
		11.2.2 CMOS Readout Circuit	268
	11.3	Testing and Measurement	272
		11.3.1 Hermetic Test	273
		11.3.2 Bonding Reliability	277
		11.3.3 Measurement Results	277
	11.4	Summary	278
12.	I/O		281
	12.1	Introduction	281
	12.2	2.5D I/O Buffer Design	283
		12.2.1 LVDS I/O Buffer	284
		12.2.2 CML I/O Buffer	286
		12.2.3 Simulation Results	287
		$12.2.3.1~{ m EM}$ Simulation of TSV and TSI I/O	290
	12.3	2.5D Adaptive I/O	291
		12.3.1 Transmitter and Receiver	293
		12.3.1.1 Error Correcting Code	295
		12.3.2 Simulation Results	296
	12.4	2.5D I/O with Clock Data Recovery	298

Contents xv

		12.4.1 CTLE Equalization	98
		12.4.2 Current Sampling	99
		12.4.3 Phase Interpolator	00
			01
			01
			02
	12.5		04
13.	Micro	oprocessor 3	05
	13.1	Introduction	05
	13.2		07
			07
			09
			10
		13.2.2.2 Core-to-memory Communication 3	11
		13.2.3 Accelerator	12
			14
		13.2.4.1 Transmitter	15
		13.2.4.2 Receiver	15
			17
	13.3	2.5D Multi-core Microprocessor	18
		13.3.1 System Design	18
		13.3.2 Fabricated Chip	18
			18
	13.4		21
14.	Non-	volatile Memory 3	23
	14.1	Introduction	23
	14.2		24
	14.3		26
			31
			31
			34
			36
			37
		14.3.2 Design Space Exploration	37
	14.4	ReRAM Block-level Incremental Data Retention 3	40
		14.4.1 Dirty Bit Set-up 3	41

	14.4.2	Incremental Write-back	. 342
	14.4.3	Simulation Results	. 344
14.5	Summa	ary	. 347
Bibliograp	ohy		349
Index			373