


Electronic Thin-Film Reliability

KING-NING TU

University of California at Los Angeles





CAMBRIDGE UNIVERSITY PRESS

Cambridge, New York, Melbourne, Madrid, Cape Town, Singapore, São Paulo, Delhi, Dubai, Tokyo, Mexico City

Cambridge University Press

The Edinburgh Building, Cambridge CB2 8RU, UK

Published in the United States of America by Cambridge University Press, New York

www.cambridge.org

Information on this title: www.cambridge.org/9780521516136

© King-Ning Tu 2011

This publication is in copyright. Subject to statutory exception and to the provisions of relevant collective licensing agreements, no reproduction of any part may take place without the written permission of Cambridge University Press.

First published 2011

Printed in the United Kingdom at the University Press, Cambridge

A catalog record for this publication is available from the British Library

Library of Congress Cataloging in Publication data

Tu, K. N. (King-Ning), 1937-

Electronic thin-film reliability / King-Ning Tu.

p. cm.

Includes bibliographical references and index.

ISBN 978-0-521-51613-6

1. Thin films-Textbooks. 2. Reliability (Engineering)-Textbooks I. Title.

TA418.9.T45T82 2010

621.3815'2-dc22 2010033855

ISBN 978-0-521-51613-6 Hardback

Cambridge University Press has no responsibility for the persistence or accuracy of URLs for external or third-party internet websites referred to in this publication, and does not guarantee that any content on such websites is, or will remain, accurate or appropriate.

Electronic Thin-Film Reliability

Thin films are widely used in the electronic device industry. As the trend for miniaturization of electronic devices moves into the nanoscale domain, the reliability of thin films becomes an increasing concern. Building on the author's previous book, *Electronic Thin Film Science* by Tu, Mayer, and Feldman, and based on a graduate course at UCLA given by the author, this new book focuses on reliability science and the processing of thin films. Early chapters address fundamental topics in thin-film processes and reliability, including deposition, surface energy, and atomic diffusion, before moving on to systematically explain irreversible processes in interconnect and packaging technologies. Describing electromigration, thermomigration, and stress-migration, with a closing chapter dedicated to failure analysis, the reader will come away with a complete theoretical and practical understanding of electronic thin-film reliability. Kept mathematically simple, with real-world examples, this book is ideal for graduate students, researchers, and practitioners.

King-Ning Tu is a Professor in the Department of Materials Science and Engineering at the University of California at Los Angeles. Since receiving his Ph.D. in Applied Physics from Harvard University in 1968, he has gained 25 years' experience at IBM T.J. Watson Research Center as a Research Staff Member in the Physical Science Department. He is a Fellow of the American Physical Society, the Metallurgical Society, the Material Research Society, and an Overseas Fellow of Churchill College, Cambridge. He is also an academician of Academia Sinica of the Republic of China. Professor Tu has published over 450 journal papers, authored a book (*Solder Joint Technology*, 2007) and co-authored a textbook (*Electronic Thin Film Science*, 1992).

Dedicated to my wife, Ching Chiao Tu

Preface

The book is intended as a textbook for first and second year graduate students in the Department of Materials Science and Engineering. It can also be used as a reference book for self-study by engineers in the microelectronic industry. The early chapters in this book evolve from *Electronic Thin Film Science*, by K. N. Tu, J. W. Mayer, and L. C. Feldman, and published by MacMillan in 1993. The contents of this book have been taught in a graduate class on "Thin film materials science" at UCLA for over 15 years.

The emphasis in thin-film research is twofold: (1) to invent or to process new thin-film materials having useful functions in applications, and (2) to improve the reliability of functional thin films in large-scale applications, for example, in consumer electronic products. To achieve these goals, on the basis of the discipline of thin-film materials science, requires the study of correlation among structure—properties—processing—performance—reliability of thin films. There are textbooks on the processing of thin films, such as deposition methods by sputtering, electroplating, and MBE growth. There are also textbooks on characterization techniques such as SEM, TEM, RBS, XPS, UPS, Auger, and STM, etc. However, there is no textbook on thin-film reliability science.

When a technology is mature and in mass production, and has widespread application, reliability issues become crucial. As the trend of miniaturization of electronic devices moves into the nanoscale region, the reliability concern of nanotechnology will become serious in the near future. Reliability of nanotechnology may depend on the experience and understanding of reliability in microelectronic technology.

To have a reliable device, it is important to include the concept of reliability into the design and processing of materials in making the device. Thus, there is a strong link between the processing and reliability. It is the goal of this book to combine the science therein, but the emphasis will be on reliability.

What is reliability science? Typically, we tend to assume that the microstructure in a device is stable in its lifetime of usage. Unfortunately, this is not true. In most electronic applications, we must apply an electric field or an electric current. Under a high current density, electromigration occurs in the microstructure and induces circuit failure due to opening by void formation or shorting by extrusion. The high current density causes joule heating and the temperature rise will lead to thermal stress in the device between different materials having different thermal expansion coefficients. The stress gradient and temperature gradient, in addition to electromigration, may induce atomic diffusion and lead to microstructure change and phase transformations. Under a stress gradient or temperature gradient, it means that pressure or temperature is not constant. What is

unique in these changes is that they occur in the domain of non-equilibrium thermodynamics or irreversible processes. The basic science that is needed in order to develop an understanding of these reliability problems and to find a way to prevent them from occurring is reliability science.

At the start of the book, the fundamental subjects needed in thin-film processes and reliability such as deposition, surface energy, atomic diffusion, and elastic stress–strain in thin films will be reviewed. The essence of irreversible processes and entropy production will be covered in Chapter 10. This is followed by chapters on electromigration, thermomigration, and stress-migration, with a few examples of reliability failure. The final chapter will discuss failure analysis on the basis of both physical and statistical analyses. Appendixes A–G cover some of the very basic and useful topics and data related to this book.

It is worth mentioning that electromigration itself does not necessarily lead to microstructure failure. Only when there is atomic flux divergence in the microstructure may failure occur. Furthermore, even flux divergence is not enough to cause failure. We require a non-constant volume process in which lattice shift does not occur. In the absence of lattice shift, the non-constant volume change can lead to the generation of extra lattice sites which account for void and hillock or whisker formation.

In preparing the book, I have been helped greatly by students in my classes and in my research group. In particular, I would like to thank Miss Hsin-Ping Chen, Miss Tian Tian, and Mr. Daechul Choi at UCLA for typing part of the text, and revising figures and references. Mr. Choi proofread the book. I would also like to thank Professor Andriy M. Gusak at Cherkasy National University, Ukraine, for a review of Chapter 10 and Chapter 15. Appendix C on the derivation of electron windforce was taken from the lecture notes of Prof. Gusak. Research funding support on reliability study from NSF, SRC, National Semiconductor Corporation, Hitachi (Japan), Seoul Technopark (South Korea), and Advanced Semiconductor Engineering (Taiwan, ROC) is acknowledged.

King-Ning Tu, October 2009.

Contents

	1 rejuc	.e	page	λV	
1	Thin-f	ilm applications to microelectronic technology		1	
	1.1	Introduction		1	
	1.2	Metal-oxide-semiconductor field-effect-transistor (MOSFET) devices		1	
		1.2.1 Self-aligned silicide (salicide) contacts and gate		5	
	1.3	Thin-film under-bump-metallization in flip-chip technology		7	
	1.4	Why do we seldom encounter reliability failure in our computers?		11	
	1.5	Trend and transition from micro to nano electronic technology		11	
	1.6	Impact on microelectronics as we approach the end of Moore's law		12	
	Refere	ences		12	
2	Thin-f	ilm deposition		14	
	2.1	Introduction		14	
	2.2	Flux equation in thin-film deposition		15	
	2.3	Thin-film deposition rate		17	
	2.4	Ideal gas law		17	
	2.5	Kinetic energy of gas molecules		19	
	2.6	Thermal equilibrium flux on a surface		20	
	2.7	Effect of ultrahigh vacuum on the purity of the deposited film		20	
	2.8	Frequency of collision of gas molecules		21	
	2.9	Boltzmann's velocity distribution function and ideal gas law		22	
	2.10	Maxwell's velocity distribution function and kinetic energy of			
		gas molecules		24	
	2.11	Parameters of nucleation and growth that affect the			
		microstructure of thin films		26	
	Refere	ences		28	
	Proble	ems		28	
3	Surfac	ce energies		30	
	3.1	Introduction		30	
	3.2	Pair potential energy, bond energy, and binding energy		31	

	3.3	Short-range interaction and quasi-chemical assumption	33
	3.4	Surface energy and latent heat	35
	3.5	Surface tension	36
	3.6	Liquid surface energy measurement by capillary effect	38
	3.7	Solid surface energy measurement by zero creep	41
	3.8	Surface energy systematics	44
	3.9	Magnitudes of surface energies	46
		3.9.1 Thermodynamic approach	46
		3.9.2 Mechanical approach	46
		3.9.3 Atomic approach	49
	3.10	Surface structure	51
		3.10.1 Crystallography and notation	51
		3.10.2 Directions and planes	54
		3.10.3 Surface reconstruction	54
	Refer	rences	56
	Probl	ems	57
4	Atom	ic diffusion in solids	60
	4.1	Introduction	60
	4.2	Jump frequency and diffusional flux	61
	4.3	Fick's first law (flux equation)	64
	4.4	Diffusivity	65
	4.5	Fick's second law (continuity equation)	66
		4.5.1 Derivation of the continuity equation	69
	4.6	A solution of the diffusion equation	71
	4.7	Diffusion coefficient	73
	4.8	Calculation of the diffusion coefficient	74
	4.9	Parameters in the diffusion coefficient	76
		4.9.1 Atomic vibrational frequency	76
		4.9.2 Activation enthalpy	79
		4.9.3 The pre-exponential factor	81
	Refe	rences	83
	Probl		84
5	Annli	ications of the diffusion equation	96
5			86
	5.1	Introduction	86
	5.2	Application of Fick's first law (flux equation)	87
		5.2.1 Zener's growth model of a planar precipitate	87
		5.2.2 Kidson's analysis of planar growth in layered thin films	89
	5.3	Applications of Fick's second law (diffusion equation)	93
		5.3.1 Effect of diffusion on composition homogenization	93
		5.3.2 Interdiffusion in a bulk diffusion couple	95
	5.4	Analysis of growth of a solid precipitate	108

Contents

		5.4.1	Ham's model of growth of a spherical precipitate	
			$(C_r \text{ is constant})$	109
		5.4.2	Mean-field consideration	112
		5.4.3	Growth of a spherical nanoparticle by ripening	113
	Refere	ences		116
	Proble	ems		117
6	Elastic	stress	and strain in thin films	118
	6.1	Introdu	action	118
	6.2	Elastic	stress-strain relationship	120
	6.3	Strain	energy	123
	6.4	Biaxia	l stress in thin films	124
	6.5	Stoney	's equation of biaxial stress in thin films	127
	6.6		rement of thermal stress in Al thin films	131
	6.7		ation of Stoney's equation to thermal expansion measurement	133
	6.8		monicity and thermal expansion	134
	6.9		igin of intrinsic stress in thin films	134
	6.10		energy of a misfit dislocation	135
	Refere			138
	Proble	ems		138
7	Surfac	e kineti	ic processes on thin films	141
	7.1	Introd	uction	141
	7.2	Adato	ms on a surface	143
	7.3		brium vapor pressure above a surface	145
	7.4		e diffusion	146
	7.5		nediated growth in homoepitaxy	149
	7.6	-	ition and growth of an amorphous thin film	152
	7.7		h modes of homoepitaxy	153
	7.8		geneous nucleation of a surface disc	155
	7.9		transport on a patterned surface	159
		7.9.1	Early stage of diffusion on a patterned surface	159
		7.9.2	Later stage of mass transport on a patterned structure	161
	7.10		ing of a hemispherical particle on a surface	163
	Refer			167
	Proble	ems		167
8	Interd	iffusion	and reaction in thin films	170
	8.1	Introd		170
	8.2		de formation	172
		8.2.1	Sequential Ni silicide formation	172
		8.2.2	First phase in silicide formation	178
	8.3		ics of interfacial-reaction-controlled growth in thin-film reactions	180
	8.4	Kineti	ics of competitive growth of two-layered phases	185

	8.5	Marker analysis in intermetallic compound formation	186
	8.6	Reaction of a monolayer of metal and a Si wafer	189
	Refer	ences	189
	Probl	ems	190
9	Grain	-boundary diffusion	192
	9.1	Introduction	192
	9.2	Comparison of grain-boundary and bulk diffusion	194
	9.3	Fisher's analysis of grain-boundary diffusion	197
		9.3.1 Penetration depth	200
		9.3.2 Sectioning	200
	9.4	Whipple's analysis of grain-boundary diffusion	202
	9.5	Diffusion in small-angle grain boundaries	206
	9.6	Diffusion-induced grain-boundary motion	207
		rences	209
	Probl	ems	210
10	Irreve	ersible processes in interconnect and packaging technology	212
	10.1	Introduction	212
	10.2	Flux equations	214
	10.3	Entropy generation	216
		10.3.1 Heat conduction	217
		10.3.2 Atomic diffusion	218
		10.3.3 Electrical conduction	218
	10.4	Conjugate forces with varying temperature	220
		10.4.1 Atomic diffusion	221
		10.4.2 Electrical conduction	222
	10.5	Joule heating	222
	10.6	Electromigration, thermomigration, and stress-migration	223
	10.7	Irreversible processes in electromigration	225
		10.7.1 Electromigration and creep in Al strips	226
	10.8	Irreversible processes in thermomigation	229
		10.8.1 Thermomigration in unpowered composite solder joints	229
	10.9	Irreversible processes in thermo-electric effects	232
		10.9.1 Thomson effect and Seebeck effect	233
		10.9.2 Peltier effect	235
		rences	235
	Probl	lems	235
11	Elect	romigration in metals	237
	11.1	Introduction	237
	11.2	Ohm's law	242

Contents xi

	11.3	Electromigration in metallic interc	connects	243
	11.4	Electron wind force of electromig	ration	246
	11.5	Calculation of the effective charge	number	249
*	11.6	Effect of back stress and measurer	ment of critical length,	
		critical product, and effective char	ge number	251
	11.7	Why is there back stress in an Al i	nterconnect?	252
	11.8	Measurement of back stress induc	ed by electromigration	254
	11.9	Current crowding		256
	11.10	Current density gradient force of 6	electromigration	259
	11.11	Electromigration in an anisotropic	conductor of beta-Sn	261
	11.12	Electromigration of a grain bound	ary in anisotropic conductor	264
	11.13	AC electromigration		266
	Refere	ices		267
	Proble	ns		268
12	Electro	nigration-induced failure in Al and	Cu interconnects	270
	12.1	Introduction		270
	12.2	Electromigration-induced failure	due to atomic flux divergence	271
	12.3	Electromigration-induced failure	due to electric current crowding	271
		12.3.1 Void formation in the lo	v-current density region	272
	12.4	Electromigration-induced failure	in Al interconnects	276
		12.4.1 Effect of microstructure	in Al on electromigration	276
		12.4.2 Wear-out failure mode in	multilayered Al lines and W vias	277
		12.4.3 Solute effect of Cu on el	ectromigration in Al	277
		12.4.4 Mean-time-to-failure in	Al interconnects	277
	12.5	Electromigration-induced failure	in Cu interconnects	279
		12.5.1 Effect of microstructure	on electromigration	281
		12.5.2 Effect of solute on electronic solution of the solution	omigration	282
		12.5.3 Effect of stress on electr	omigration	285
		12.5.4 Effect of nanotwins on e	lectromigration	286
	Refer	nces		287
	Proble	ns		288
13	Thern	omigration		289
	13.1	Introduction		289
	13.2	Thermomigration in flip-chip solo	ler joints of SnPb	291
		13.2.1 Thermomigration in unp	owered composite solder joints	291
		13.2.2 In-situ observation of th	ermomigration	292
			separation in the two-phase eutectic	
		structure	-	293
		13.2.4 Thermomigration in unp	owered eutectic SnPb solder joints	295
	13.3	Analysis of thermomigration		298
		13.3.1 Driving force of thermo	migration	299

		13.3.2 Thermomigration in eutectic two-phase alloys	301
	13.4	Thermomigration under DC or AC stressing in flip-chip solder joi	nts 302
	13.5	Thermomigration in Pb-free flip-chip solder joints	303
	13.6	Thermomigration and creep in Pb-free flip-chip solder joints	304
	Refer	rences	306
	Proble	ems	307
14	Stress	s migration in thin films	309
	14.1	Introduction	309
	14.2	Chemical potential in a stressed solid	311
	14.3	Diffusional creep (Nabarro-Herring equation)	313
	14.4	Void growth in Al interconnects driven by tensile stress	317
	14.5	Whisker growth in Sn/Cu thin films driven by compressive stress	319
		14.5.1 Morphology of spontaneous Sn whisker growth	319
		14.5.2 Stress generation (driving force) in Sn whisker growth	323
		14.5.3 Effect of surface Sn oxide on stress-gradient generation	325
		14.5.4 Measurement of stress distribution by synchrotron radia	tion
		micro-diffraction	328
		14.5.5 Stress relaxation by creep: broken oxide model in Sn	
		whisker growth	332
	Refer	rences	334
	Probl	lems	335
15	Reliat	bility science and analysis	336
	15.1	Introduction	336
	15.2	Constant volume and non-constant volume processes	337
	15.3	Effect of lattice shift on divergence of mass flux in	
		irreversible processes	338
		15.3.1 Initial distribution of current density, temperature, and	
		chemical potential in a device structure before operation	338
		15.3.2 Change of the distributions during device operation	340
		15.3.3 Effect of lattice shift on divergence of mass flux	341
	15.4	Physical analysis of electromigration failure in flip-chip solder jo	ints 341
		15.4.1 Distribution of current density in a pair of joints	342
		15.4.2 Distribution of temperature in a pair of joints	343
		15.4.3 Effect of current crowding on pancake-type void growth	n 346
	15.5	Statistical analysis of electromigration failure in	
		flip-chip solder joints	350
		15.5.1 Time-to-failure and Weibull distribution	353
		15.5.2 To calculate the parameters in Black's MTTF equation	355
		15.5.3 Modification of Black's equation for flip-chip solder join	
		15.5.4 Weibull distribution function and JMA theory of phase	
		transformations	359

	15.5.5	Physical analysis of statistical distribution of failure	360	
15.6	Simulat	ion	361	
Refere	References			
Proble	Problems			
Apper	ıdix A: A	brief review of thermodynamic functions	363	
Appendix B: Defect concentration in solids			366	
Appendix C: Derivation of Huntington's electron wind force			368	
Apper	ıdix D: E	lastic constants tables and conversions	373	
Apper	ndix E: Te	errace size distribution in Si MBE	380	
Appendix F: Interdiffusion coefficient			385	
Appendix G: Tables of physical properties			388	
Index			392	

1 Thin-film applications to microelectronic technology

1.1 Introduction

Layered thin-film structures are used in microelectronic, opto-electronic, flat panel display, and electronic packaging technologies. A few examples are given below. Very large-scale integration (VLSI) of circuits on computer chips are made of multilayers of interconnects of thin metal films patterned into submicron-wide lines and vias. Semiconductor transistor devices rely on the growth of epitaxial thin layers on semiconductor substrates, such as the growth of a thin layer of p-type Si on a substrate of n+-type Si [1-3]. The gate of the transistor device is formed by the growth of a thin layer of oxide on the semiconductor. Solid-state lasers are made by sandwiching thin layers of light-emitting semiconductors between layers of a different semiconductor. In electronic and optical systems, the active device elements lie within the top few microns of the surface; this is the province of thin-film technology. Thin films bridge the gap between monolayer (or nanoscale structures) and bulk structures. They span thicknesses ranging from a few nanometers to a few microns. This book deals with the science of processing and reliability of thin films as they apply to electronic technology and devices [4]. To begin, this chapter describes the application of thin films to modern advanced technologies with examples.

1.2 Metal-oxide-semiconductor field-effect-transistor (MOSFET) devices

Advances in layered thin-film technology have been pivotal to the evolution of integrated circuits and opto-electronics. Today, we can fabricate hundreds of millions of transistors on a piece of Si chip the size of a fingernail. These transistors must be interconnected by thin-film lines to form circuits in order to function together. The basic circuit in a memory device is very simple. It consists of a transistor and a capacitor. A schematic cross-section of such a field-effect transistor is shown in Fig. 1.1, consisting of a transistor junction of n+/p/n+ type and a gate with a thin gate oxide over the p-type channel. The conductor on the gate is a bilayer structure consisting of a silicide and a heavily doped poly-Si, where the silicide is a metallic compound of metal and silicon. The n+ regions in the transistor junction are the source and drain regions and are connected by silicide contacts to the "word" line. Hence, silicide is used as a gate contact as well as source and drain contacts. There is a "bit" line connecting the source contact to the capacitor. The




Fig. 1.1 Cross-section of a FET consisting of a transistor junction of n+/p/n+-type and a gate with a thin gate oxide over the p-type channel.




Fig. 1.2 Schematic diagram of an array of two-dimensional integrated circuits of MOSFET. Used with permission from *VLSI Technology*, S. M. Sze (1988), p. 494.

capacitor serves as a memory unit of either "1" (when the capacitor is full of charges) or "0" (when the capacitor is empty or stores no charge). The metal-oxide-semiconductor (MOS) field-effect transistor (FET) serves as a control (or gate) to allow the capacitor to discharge or not to discharge so that we can read or detect the two states of the capacitor, either full or empty [1–3].

Fig. 1.2 depicts an array of two-dimensional integrated circuits of MOSFET. In the x-coordinate, we have x_1, x_2, x_3, x_4 , and so on, and in the y-coordinate, we have y_1, y_2, y_3, y_4 , and so on. At each coordination point of (x, y), for example, take (x_1, y_2) , we build a memory-unit consisting of an FET and a capacitor. To operate the memory unit, a turn-on voltage is applied from the "word" line to open the gate. It attracts electrons to the p-type region and forms an inversion layer below the gate oxide. The inversion layer with electrons now electrically connects the two n+ regions. If the capacitor is full of stored charges, it will discharge so that a signal pulse can be detected at the end of the "bit" line. When this happens, we have identified a memory bit of "1" at the point (x_2, y_3) . On the other hand, if the capacitor has no stored charges, there will be no discharge and no signal will be detected when we open the gate; then we have a memory bit of "0" at the point (x_2, y_3) . The two-dimensional circuit integration as shown in Fig. 1.2 enables us to operate and detect every coordinate point on the two-dimensional integration of circuits, so it is called random access memory (RAM). Often, we use dynamic random

1.2 MOSFET devices 3




Fig. 1.3 Schematic diagram of a Si chip of size of 1 cm \times 1 cm, divided into $10^3 \times 10^3 = 10^6$ small squares, so that each squares has an area $10 \,\mu\text{m} \times 10 \,\mu\text{m}$.

access memory (DRAM) to describe the device because the capacitors leak, since they are interconnected with lines, so we have to recharge them frequently and the recharge is a dynamic process. In certain devices, when the gate is isolated, we can use it as a floating gate.

In Fig. 1.3, we depict a Si chip of size $1 \text{ cm} \times 1 \text{ cm}$, and we divide it into $10^3 \times 10^3 = 10^6$ small squares, so that each of the squares has an area $10 \mu \text{m} \times 10 \mu \text{m}$. In each square, or cell area, if we can fabricate a FET and a capacitor, we have made a chip which has one million memory units. Needless to say, we should be able to interconnect them with their bit lines and word lines. In addition, we should also be able electrically to connect the chip to the outside circuit when we want to use it. The latter is a function of electronic packaging technology.

Next, we divide the $10~\mu m \times 10~\mu m$ area into four smaller areas, i.e. cells about $5~\mu m \times 5~\mu m$. If we can shrink and build a FET and a capacitor in the smaller area, we will have a chip which has four million units of memory. This is the principle behind the miniaturization of the Si microelectronics industry in the last quarter century, or the essence of progress as suggested by Moore's law. The advance of one generation means the increase of a factor of four in circuit density on a chip. It goes from 1, 4, 16, 64, 256, to 1024 and so on. The industry started with about a one-thousand memory unit in the late 1960s and has advanced to about one billion memory units per chip today. Table 1.1 lists the dimensional changes of cells in several generations of devices. As the cell size becomes smaller, the feature size of the transistor, capacitor, and interconnects elements in the cell should also become smaller. There is a scaling law behind the shrinkage, which affects the electrical behavior of the transistor as well as the interconnect.

The VLSI of circuits is achieved by interconnecting all the transistors together using multilayers of Al or Cu thin-film interconnects. The process and reliability of multilayered thin-film interconnect structures are crucial to device applications. Today, there are eight or more layers of interconnects built on the transistors. Fig. 1.4 shows a scanning electron microscopic (SEM) image of a two-level Al interconnect on a Si surface after