



国外电气信息类优秀教材改编系列

Adapted Oversea Excellent Textbooks on Electrical Engineering

PEARSON

Prentice  
Hall

# 现代 VLSI 设计——片上系统设计

第 3 版  
改编版

## Modern VLSI Design: System-on-Chip Design (3/e)

原著 Wayne Wolf

改编 杨华中



高等教育出版社  
Higher Education Press

**Modern VLSI Design:  
System-on-Chip Design (3/e)**

# **现代 VLSI 设计**

**——片上系统设计**

**(第 3 版 改编版)**

**原著 Wayne Wolf**

**改编 杨华中**



**高等教育出版社**  
**HIGHER EDUCATION PRESS**

登记号为: 图字: 01-2005-0704 号

"Original edition, entitled MODERN VLSI DESIGN: SYSTEM-ON-CHIP DESIGN, 3<sup>TH</sup> Edition by WOLF, WAYNE, published by Pearson Education, Inc., publishing as Prentice-Hall PTR, Copyright © 2002.

All right reserved. No part of this book may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying, recording or by any information storage retrieval system, without permission from Pearson Education Inc.

China Adapted edition published by Pearson Education Asia Ltd. and Higher Education Press, Copyright © 2005

This Adapted edition is manufactured in the People's Republic of China, and is authorized for sale only in People's Republic of China (excluding Taiwan and the Special Administrative Regions of Hong Kong and Macau).

**本书封面贴有 Pearson Education (培生教育出版集团) 激光防伪标签。**

**无标签者不得销售。**

For sale and distribution in the People's Republic of China exclusively (except Taiwan, Hong Kong SAR and Macao SAR).

仅限于中华人民共和国境内(但不允许在中国香港、澳门特别行政区和中国台湾地区)销售发行

### 图书在版编目(CIP)数据

现代 VLSI 设计——片上系统设计: 第 3 版 = Modern VLSI Design: System-on-Chip Design (3/e) / (美) 沃尔夫 (Wolf, W.)

著; 杨华中改编. —北京: 高等教育出版社, 2006.2

ISBN 7-04-018255-6

I. 现… II. ①沃…②杨… III. 超大规模集成电路—电路设计—英文 IV. TN470.2

中国版本图书馆 CIP 数据核字 (2005) 第 148536 号

出版发行 高等教育出版社  
社 址 北京市西城区德外大街 4 号  
邮政编码 100011  
总 机 010-58581000

经 销 蓝色畅想图书发行有限公司  
印 刷 北京外文印刷厂

开 本 787×960 1/16  
印 张 39.25  
字 数 730 000

购书热线 010-58581118  
免费咨询 800-810-0598  
网 址 <http://www.hep.edu.cn>  
<http://www.hep.com.cn>  
网上订购 <http://www.landaco.com.cn>  
<http://www.widedu.com>  
畅想教育

版 次 2006 年 2 月第 1 版  
印 次 2006 年 2 月第 1 次印刷  
定 价 48.20 元

本书如有缺页、倒页、脱页等质量问题, 请到所购图书销售部门联系调换。

版权所有 侵权必究

物料号 18255-00

# 郑重声明

高等教育出版社依法对本书享有专有出版权。任何未经许可的复制、销售行为均违反《中华人民共和国著作权法》,其行为人将承担相应的民事责任和行政责任,构成犯罪的,将被依法追究刑事责任。为了维护市场秩序,保护读者的合法权益,避免读者误用盗版书造成不良后果,我社将配合行政执法部门和司法机关对违法犯罪的单位和个人给予严厉打击。社会各界人士如发现上述侵权行为,希望及时举报,本社将奖励举报有功人员。

**反盗版举报电话:** (010) 58581897/58581896/58581879

**传 真:** (010) 82086060

**E - mail:** dd@hep.com.cn

**通信地址:** 北京市西城区德外大街 4 号

高等教育出版社打击盗版办公室

**邮 编:** 100011

**购书请拨打电话:** (010)58581118

策划编辑	刘激扬
责任编辑	李葛平
封面设计	刘晓翔
责任绘图	朱 静
版式设计	马静如
责任校对	胡晓琪
责任印制	陈伟光

# Preface to the Third Edition

---

This third edition of *Modern VLSI Design* includes both incremental refinements and new topics. All these changes are designed to help keep up with the fast pace of advancements in VLSI technology and design.

The incremental refinements in the book include improvements in the discussion of low power design, the chip project, and the lexicon. Low power design was discussed in the second edition, but has become even more complex due to the higher leakages found at smaller transistor sizes. The PDP-8 used in previous editions has been replaced with a more modern data path design. Designing a complete computer is beyond the scope of most VLSI courses, but a data path makes a good class project. I have also tried to make the lexicon a more comprehensive guide to the terms in the book.

This edition shows more major improvements to the discussions of interconnect and hardware description languages. Interconnect has become increasingly important over the past few years, with interconnect delays often dominating total delay. I decided it was time to fully embrace the importance of interconnect, especially with the advent of copper interconnect. This third edition now talks more thoroughly about interconnect models, crosstalk, and interconnect-centric logic design.

The third edition also incorporates a much more thorough discussion of hardware description languages. Chapter 8, which describes architectural design, now introduces VHDL and Verilog as the major hardware description languages. Though these sections are not meant to be thorough manuals for these languages, they should provide enough information for the reader to understand the major concepts of the languages and to be able to read design examples in those languages.

As with the second edition, you can find additional helpful material on the World Wide Web at <http://www.ee.princeton.edu/~wolf/modern-vlsi>. This site includes overheads useful either for teaching or for self-paced learning. The site also includes supplementary materials, such as layouts and HDL descriptions. Instructors may request a book of answers to the problems in the book by calling Prentice Hall directly.

I'd like to thank Al Casavant and Ken Shepard for their advice on interconnect analysis and Joerg Henkel for his advice on low power design. I'd also like to thank Fred Rosenberger for his many helpful comments on the book. As always, any mistakes are mine.

Wayne Wolf

Princeton, New Jersey

# Preface to the Second Edition

---

Every chapter in this second edition of *Modern VLSI Design* has been updated to reflect the challenges looming in VLSI system design. Today's VLSI design projects are, in many cases, mega-chips which not only contain tens (and soon hundreds) of millions of transistors, but must also run at very high frequencies. As a result, I have emphasized circuit design in a number of ways: the fabrication chapter spends much more time on transistor characteristics; the chapter on gate design covers a wider variety of gate designs; the combinational logic chapter enhances the description of interconnect delay and adds an important new section on crosstalk; the sequential logic chapter covers clock period determination more thoroughly; the subsystems chapter gives much more detailed descriptions of both multiplication and RAM design; the floorplanning chapter spends much more time on clock distribution.

Beyond being large and fast, modern VLSI systems must frequently be designed for low power consumption. Low-power design is of course critical for battery-operated devices, but the sheer size of these VLSI systems means that excessive power consumption can lead to heat problems. Like testing, low-power design cuts across all levels of abstraction, and you will find new sections on low power throughout the book.

The reader familiar with the first edition of this book will notice that the combinational logic material formerly covered in one chapter (Chapter 3) has been split into two chapters, one of logic gates and another on combinational networks. This split was the result of the great amount of material added on circuit design added to the early chapters of the book. Other, smaller rearrangements have also been made in the book, hopefully aiding clarity.

You can find additional helpful material on the World Wide Web at <http://www.ee.princeton.edu/~wolf/modern-vlsi>. This site includes overheads useful either for teaching or for self-paced learning. The site also includes supplementary materials, such as layouts and VHDL descriptions. Instructors may request a book of answers to the problems in the book by calling Prentice Hall directly.

I would especially like to thank Derek Beatty, Luc Claesen, John Darringer, Srinivas Devadas, Santanu Dutta, Michaela Guiney, Alex Ishii, Steve Lin, Rob Mathews, Cherrice Traver, and Steve Trimberger for their comments and suggestions on this second edition.

Wayne Wolf

Princeton, New Jersey



# Preface

---

This book was written in the belief that VLSI design is *system* design. Designing fast inverters is fun, but designing a high-performance, cost-effective integrated circuit demands knowledge of all aspects of digital design, from application algorithms to fabrication and packaging. Carver Mead and Lynn Conway dubbed this approach the tall-thin designer approach. Today's hot designer is a little fatter than his or her 1979 ancestor, since we now know a lot more about VLSI design than we did when Mead and Conway first spoke. But the same principle applies: you must be well-versed in both high-level and low-level design skills to make the most of your design opportunities.

Since VLSI has moved from an exotic, expensive curiosity to an everyday necessity, universities have refocused their VLSI design classes away from circuit design and toward advanced logic and system design. Studying VLSI design as a system design discipline requires such a class to consider a somewhat different set of areas than does the study of circuit design. Topics such as ALU and multiplexer design or advanced clocking strategies used to be discussed using TTL and board-level components, with only occasional nods toward VLSI implementations of very large components. However, the push toward higher levels of integration means that most advanced logic design projects will be designed for integrated circuit implementation.

I have tried to include in this book the range of topics required to grow and train today's tall, moderately-chubby IC designer. Traditional logic design topics, such as adders and state machines, are balanced on the one hand by discussions of circuits and layout techniques and on the other hand by the architectural choices implied by scheduling and allocation. Very large ICs are sufficiently complex that we can't tackle them using circuit design techniques alone; the top-notch designer must understand enough about architecture and logic design to know which parts of the circuit and layout require close attention. The integration of system-level design techniques, such as scheduling, with the more traditional logic design topics is essential for a full understanding of VLSI-size systems.

In an effort to systematically cover all the problems encountered while designing digital systems in VLSI, I have organized the material in this book relatively bottom-up, from fabrication to architecture. Though I am a strong fan of top-down design, the technological limitations which drive architecture are best learned starting with fabrication and layout. You can't expect to fully appreciate all the nuances of why a particular design step is formulated in a certain way until you have completed a chip design yourself, but referring to the steps as you proceed on your own chip design should help guide you. As a result of the bottom-up organization, some topics may be

broken up in unexpected ways. For example, placement and routing are not treated as a single subject, but separately at each level of abstraction: transistor, cell, and floor plan. In many instances I purposely tried to juxtapose topics in unexpected ways to encourage new ways of thinking about their interrelationships.

This book is designed to emphasize several topics that are essential to the practice of VLSI design as a system design discipline:

- **A systematic design methodology reaching from circuits to architecture.** Modern logic design includes more than the traditional topics of adder design and two-level minimization—register-transfer design, scheduling, and allocation are all essential tools for the design of complex digital systems. Circuit and layout design tell us which logic and architectural designs make the most sense for CMOS VLSI.
- **Emphasis on top-down design starting from high-level models.** While no high-performance chip can be designed completely top-down, it is excellent discipline to start from a complete (hopefully executable) description of what the chip is to do; a number of experts estimate that half the application-specific ICs designed execute their delivery tests but don't work in their target system because the designer didn't work from a complete specification.
- **Testing and design-for-testability.** Today's customers demand both high quality and short design turnaround. Every designer must understand how chips are tested and what makes them hard to test. Relatively small changes to the architecture can make a chip drastically easier to test, while a poorly designed architecture cannot be adequately tested by even the best testing engineer.
- **Design algorithms.** We must use analysis and synthesis tools to design almost any type of chip: large chips, to be able to complete them at all; relatively small ASICs, to meet performance and time-to-market goals. Making the best use of those tools requires understanding how the tools work and exactly what design problem they are intended to solve.

The design methodologies described in this book make heavy use of computer-aided design (CAD) tools of all varieties: synthesis and analysis; layout, circuit, logic, and architecture design. CAD is more than a collection of programs. CAD is a way of thinking, a way of life, like Zen. CAD's greatest contribution to design is breaking the process up into manageable steps. That is a conceptual advance you can apply with no computer in sight. A designer can—and should—formulate a narrow problem and

apply well-understood methods to solve that problem. Whether the designer uses CAD tools or solves the problem by hand is much less important than the fact that the chip design isn't a jumble of vaguely competing concerns but a well-understood set of tasks.

I have explicitly avoided talking about the operation of particular CAD tools. Different people have different tools available to them and a textbook should not be a user's guide. More importantly, the details of how a particular program works are a diversion—what counts is the underlying problem formulations used to define the problem and the algorithms used to solve them. Many CAD algorithms are relatively intuitive and I have tried to walk through examples to show how you can think like a CAD algorithm. Some of the less intuitive CAD algorithms have been relegated to a separate chapter; understanding these algorithms helps explain what the tool does, but isn't directly important to manual design.

Both the practicing professional and the advanced undergraduate or graduate student should benefit from this book. Students will probably undertake their most complex logic design project to date in a VLSI class. For a student, the most rewarding aspect of a VLSI design class is to put together previously-learned basics on circuit, logic, and architecture design to understand the tradeoffs between the different levels of abstraction. Professionals who either practice VLSI design or develop VLSI CAD tools can use this book to brush up on parts of the design process with which they have less-frequent involvement. Doing a truly good job of each step of design requires a solid understanding of the big picture.

A number of people have improved this book through their criticism. The students of COS/ELE 420 at Princeton University have been both patient and enthusiastic. Profs. C.-K. Cheng, Andrea La Paugh, Miriam Leeser, and John "Wild Man" Nestor all used drafts in their classes and gave me valuable feedback. Profs. Giovanni De Micheli, Steven Johnson, Sharad Malik, Robert Rutenbar, and James Sturm also gave me detailed and important advice after struggling through early drafts. Profs. Malik and Niraj Jha also patiently answered my questions about the literature. Any errors in this book are, of course, my own.

Thanks to Dr. Mark Pinto and David Boulin of AT&T for the transistor cross section photo and to Chong Hao and Dr. Michael Tong of AT&T for the ASIC photo. Dr. Robert Mathews, formerly of Stanford University and now of Performance Processors, indoctrinated me in pedagogical methods for VLSI design from an impressionable age. John Redford of DEC supplied many of the colorful terms in the lexicon.

**Wayne Wolf**

**Princeton, New Jersey**

# Table of Contents

---

Preface to the Third Edition ix

Preface to the Second Edition xi

Preface xiii

## 1 Digital Systems and VLSI 1

- 1.1 Why Design Integrated Circuits? 1
- 1.2 Integrated Circuit Manufacturing 4
  - 1.2.1 Technology 4
  - 1.2.2 Economics 6
- 1.3 CMOS Technology 15
  - 1.3.1 CMOS Circuit Techniques 15
  - 1.3.2 Power Consumption 16
  - 1.3.3 Design and Testability 17
- 1.4 Integrated Circuit Design Techniques 18
  - 1.4.1 Hierarchical Design 19
  - 1.4.2 Design Abstraction 22
  - 1.4.3 Computer-Aided Design 28
- 1.5 A Look into the Future 30
- 1.6 Summary 31
- 1.7 References 31
- 1.8 Problems 32

## 2 Transistors and Layout 33

- 2.1 Introduction 33
- 2.2 Fabrication Processes 34
  - 2.2.1 Overview 34
  - 2.2.2 Fabrication Steps 37
- 2.3 Transistors 40
  - 2.3.1 Structure of the Transistor 40

2.3.2	A Simple Transistor Model	45
2.3.3	Transistor Parasitics	48
2.3.4	Tub Ties and Latchup	50
2.3.5	Advanced Transistor Characteristics	53
2.3.6	Leakage and Subthreshold Currents	60
2.3.7	Advanced Transistor Structures	61
2.3.8	Spice Models	61
2.4	Wires and Vias	62
2.4.1	Wire Parasitics	65
2.4.2	Skin Effect in Copper Interconnect	72
2.5	Design Rules	74
2.5.1	Fabrication Errors	75
2.5.2	Scalable Design Rules	77
2.5.3	SCMOS Design Rules	79
2.5.4	Typical Process Parameters	83
2.6	Layout Design and Tools	83
2.6.1	Layouts for Circuits	83
2.6.2	Stick Diagrams	88
2.6.3	Layout Design and Analysis Tools	90
2.6.4	Automatic Layout	94
2.7	References	97
2.8	Problems	97

### 3 Logic Gates 105

3.1	Introduction	105
3.2	Static Complementary Gates	106
3.2.1	Gate Structures	106
3.2.2	Basic Gate Layouts	110
3.2.3	Logic Levels	113
3.2.4	Delay and Transition Time	118
3.2.5	Power Consumption	127
3.2.6	The Speed-Power Product	130
3.2.7	Layout and Parasitics	131
3.2.8	Driving Large Loads	134
3.3	Switch Logic	135
3.4	Alternative Gate Circuits	136
3.4.1	Pseudo-nMOS Logic	137
3.4.2	DCVS Logic	139
3.4.3	Domino Logic	141

- 3.5 Low-Power Gates 146
- 3.6 Delay Through Resistive Interconnect 152
  - 3.6.1 Delay Through an RC Transmission Line 152
  - 3.6.2 Delay Through RC Trees 155
  - 3.6.3 Buffer Insertion in RC Transmission Lines 159
  - 3.6.4 Crosstalk Between RC Wires 161
- 3.7 Delay Through Inductive Interconnect 164
  - 3.7.1 RLC Basics 165
  - 3.7.2 RLC Transmission Line Delay 166
  - 3.7.3 Buffer Insertion in RLC Transmission Lines 167
- 3.8 References 169
- 3.9 Problems 171

## 4 Combinational Logic Networks 177

- 4.1 Introduction 177
- 4.2 Standard Cell-Based Layout 178
  - 4.2.1 Single-Row Layout Design 179
  - 4.2.2 Standard Cell Layout Design 188
- 4.3 Simulation 190
- 4.4 Combinational Network Delay 194
  - 4.4.1 Fanout 195
  - 4.4.2 Path Delay 196
  - 4.4.3 Transistor Sizing 201
  - 4.4.4 Automated Logic Optimization 210
- 4.5 Logic and Interconnect Design 211
  - 4.5.1 Delay Modeling 212
  - 4.5.2 Wire Sizing 213
  - 4.5.3 Buffer Insertion 214
  - 4.5.4 Crosstalk Minimization 216
- 4.6 Power Optimization 221
  - 4.6.1 Power Analysis 221
- 4.7 Switch Logic Networks 225
- 4.8 Combinational Logic Testing 229
  - 4.8.1 Gate Testing 231
  - 4.8.2 Combinational Network Testing 234
- 4.9 References 236
- 4.10 Problems 236

## 5 Sequential Machines 241

- 5.1 Introduction 241
- 5.2 Latches and Flip-Flops 242
  - 5.2.1 Categories of Memory Elements 242
  - 5.2.2 Latches 244
  - 5.2.3 Flip-Flops 251
- 5.3 Sequential Systems and Clocking Disciplines 252
  - 5.3.1 One-Phase Systems for Flip-Flops 255
  - 5.3.2 Two-Phase Systems for Latches 257
  - 5.3.3 Advanced Clocking Analysis 265
  - 5.3.4 Clock Generation 272
- 5.4 Sequential System Design 273
  - 5.4.1 Structural Specification of Sequential Machines 273
  - 5.4.2 State Transition Graphs and Tables 275
  - 5.4.3 State Assignment 284
- 5.5 Power Optimization 290
- 5.6 Design Validation 291
- 5.7 Sequential Testing 293
- 5.8 References 300
- 5.9 Problems 300

## 6 Subsystem Design 303

- 6.1 Introduction 303
- 6.2 Subsystem Design Principles 306
  - 6.2.1 Pipelining 306
  - 6.2.2 Data Paths 308
- 6.3 Combinational Shifters 311
- 6.4 Adders 314
- 6.5 ALUs 321
- 6.6 Multipliers 322
- 6.7 High-Density Memory 331
  - 6.7.1 ROM 333
  - 6.7.2 Static RAM 335
  - 6.7.3 The Three-Transistor Dynamic RAM 339
  - 6.7.4 The One-Transistor Dynamic RAM 340
- 6.8 References 344



## 6.9 Problems 344

## 7 Floorplanning 347

- 7.1 Introduction 347
- 7.2 Floorplanning Methods 348
  - 7.2.1 Block Placement and Channel Definition 352
  - 7.2.2 Global Routing 358
  - 7.2.3 Switchbox Routing 360
  - 7.2.4 Power Distribution 361
  - 7.2.5 Clock Distribution 364
  - 7.2.6 Floorplanning Tips 369
  - 7.2.7 Design Validation 370
- 7.3 Off-Chip Connections 371
  - 7.3.1 Packages 371
  - 7.3.2 The I/O Architecture 375
  - 7.3.3 Pad Design 376
- 7.4 References 379
- 7.5 Problems 381

## 8 Architecture Design 387

- 8.1 Introduction 387
- 8.2 Hardware Description Languages 388
  - 8.2.1 Modeling with Hardware Description Languages 388
  - 8.2.2 VHDL 393
  - 8.2.3 Verilog 402
  - 8.2.4 C as a Hardware Description Language 409
- 8.3 Register-Transfer Design 410
  - 8.3.1 Data Path-Controller Architectures 412
  - 8.3.2 ASM Chart Design 413
- 8.4 High-Level Synthesis 422
  - 8.4.1 Functional Modeling Programs 424
  - 8.4.2 Data 425
  - 8.4.3 Control 435
  - 8.4.4 Data and Control 441
  - 8.4.5 Design Methodology 443
- 8.5 Architectures for Low Power 444
  - 8.5.1 Architecture-Driven Voltage Scaling 445