



ESD Testing

FROM COMPONENTS
TO SYSTEMS

STEVEN H. VOLDMAN

WILEY

ESD TESTING

FROM COMPONENTS TO SYSTEMS

Steven H. Voldman

IEEE Fellow, New York, USA

WILEY

This edition first published 2017

© 2017 Wiley

Registered office

John Wiley & Sons Ltd, The Atrium, Southern Gate, Chichester, West Sussex, PO19 8SQ, United Kingdom

For details of our global editorial offices, for customer services and for information about how to apply for permission to reuse the copyright material in this book please see our website at www.wiley.com.

The right of the author to be identified as the author of this work has been asserted in accordance with the Copyright, Designs and Patents Act 1988.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, except as permitted by the UK Copyright, Designs and Patents Act 1988, without the prior permission of the publisher.

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic books.

Designations used by companies to distinguish their products are often claimed as trademarks. All brand names and product names used in this book are trade names, service marks, trademarks or registered trademarks of their respective owners. The publisher is not associated with any product or vendor mentioned in this book.

Limit of Liability/Disclaimer of Warranty: While the publisher and author have used their best efforts in preparing this book, they make no representations or warranties with respect to the accuracy or completeness of the contents of this book and specifically disclaim any implied warranties of merchantability or fitness for a particular purpose. It is sold on the understanding that the publisher is not engaged in rendering professional services and neither the publisher nor the author shall be liable for damages arising herefrom. If professional advice or other expert assistance is required, the services of a competent professional should be sought.

Library of Congress Cataloging-in-Publication Data

Names: Voldman, Steven H., author.

Title: ESD testing : from components to systems / Steven H. Voldman.

Other titles: Electrostatic discharge testing | ESD series.

Description: Chichester, UK ; Hoboken, NJ : John Wiley & Sons, 2016. |

Series: ESD series | Includes bibliographical references and index.

Identifiers: LCCN 2016023736 (print) | LCCN 2016033086 (ebook) | ISBN 9780470511916 (cloth) | ISBN 9781118707142 (pdf) | ISBN 9781118707159 (epub)

Subjects: LCSH: Electronic circuits--Effect of radiation on. | Electronic apparatus and appliances--Testing. | Electric discharges--Detection. | Electric discharges--Measurement. | Electrostatics.

Classification: LCC TK7870.285 .V65 2016 (print) | LCC TK7870.285 (ebook) | DDC 621.3815/4--dc23

LC record available at <https://lccn.loc.gov/2016023736>

A catalogue record for this book is available from the British Library.

Set in 10/12pt, TimesLTStd by SPi Global, Chennai, India.

Printed and bound in Malaysia by Vivar Printing Sdn Bhd

ESD TESTING

ESD Series

ESD: Circuits and Devices, 2nd Edition
June 2015

ESD: Analog Circuits and Design
October 2014

Electrical Overstress (EOS): Devices, Circuits and Systems
October 2013

ESD Basics: From Semiconductor Manufacturing to Product Use
September 2012

ESD: Design and Synthesis
March 2011

ESD: Failure Mechanisms and Models
July 2009

Latchup
December 2007

ESD: RF Technology and Circuits
September 2006

ESD: Circuits and Devices
November 2005

ESD Physics and Devices
September 2004

To My Parents
Carl and Blossom Voldman

About the Author

Dr Steven H. Voldman is the first IEEE Fellow in the field of electrostatic discharge (ESD) for “Contributions in ESD protection in CMOS, Silicon on Insulator and Silicon Germanium Technology.” He received his BS in Engineering Science from the University of Buffalo (1979); a first MS EE (1981) from Massachusetts Institute of Technology (MIT); a second degree EE Degree (Engineer Degree) from MIT; an MS Engineering Physics (1986); and a PhD in electrical engineering (EE) (1991) from University of Vermont under IBM’s Resident Study Fellow program.

Voldman was a member of the semiconductor development of IBM for 25 years. He was a member of the IBM’s Bipolar SRAM, CMOS DRAM, CMOS logic, Silicon on Insulator (SOI), 3D memory team, BiCMOS and Silicon Germanium, RF CMOS, RF SOI, smart power technology development, and image processing technology teams. In 2007, Voldman joined the Qimonda Corporation as a member of the DRAM development team, working on 70, 58, 48, and 32 nm CMOS DRAM technology. In 2008, Voldman worked as a full-time ESD consultant for Taiwan Semiconductor Manufacturing Corporation (TSMC) supporting ESD and latchup development for 45 nm CMOS technology and a member of the TSMC Standard Cell Development team in Hsinchu, Taiwan. In 2009–2011, Steve became a Senior Principal Engineer working for the Intersil Corporation working on analog, power, and RF applications in RF CMOS, RF Silicon Germanium, and SOI. In 2013–2014, Dr Voldman was a consultant for the Samsung Electronics Corporation in Dongtan, South Korea.

Dr Voldman was chairman of the SEMATECH ESD Working Group from 1995 to 2000. In his SEMATECH Working Group, the effort focused on ESD technology benchmarking, the first transmission line pulse (TLP) standard development team, strategic planning, and JEDEC-ESD Association standards harmonization of the human body model (HBM) Standard. From 2000 to 2013, as Chairman of the ESD Association Work Group on TLP and very-fast TLP (VF-TLP), his team was responsible for initiating the first standard practice and standards for TLP and VF-TLP. Steven Voldman has been a member of the ESD Association Board of Directors and Education Committee. He initiated the “ESD on Campus” program that was established to bring ESD lectures and interaction to university faculty and students internationally; the ESD on Campus program has reached over 40 universities in the United States, Korea, Singapore, Taiwan, Senegal, Malaysia, Philippines, Thailand, India, and China. Dr Voldman teaches short courses and tutorials on ESD, latchup, patenting, and invention.

He is a recipient of 258 issued US patents and has written over 150 technical papers in the area of ESD and CMOS latchup. Since 2007, he has served as an expert witness in patent litigation and has also founded a limited liability corporation (LLC) consulting business supporting

patents, patent writing, and patent litigation. In his LLC, Voldman served as an expert witness for cases on DRAM development, semiconductor development, integrated circuits, and ESD. He is presently writing patents for law firms. Steven Voldman provides tutorials and lectures on inventions, innovations, and patents in Malaysia, Sri Lanka, and the United States.

Dr Voldman also has written an article for *Scientific American* and is an author of the first book series on ESD, latchup, and EOS (nine books): *ESD: Physics and Devices*; *ESD: Circuits and Devices*; *ESD: RF Technology and Circuits*; *Latchup*; *ESD: Failure Mechanisms and Models*; *ESD: Design and Synthesis*; *ESD Basics: From Semiconductor Manufacturing to Product Use*; *Electrical Overstress (EOS): Devices, Circuits and Systems*; and *ESD: Analog Circuits and Design*, as well as a contributor to the book *Silicon Germanium: Technology, Modeling, and Design* and a chapter contributor to *Nanoelectronics: Nanowires, Molecular Electronics, and Nanodevices*. In addition, the International Chinese editions of book *ESD: Circuits and Devices*; *ESD: RF Technology and Circuits*; *ESD: Design and Synthesis*; and *ESD Basics: From Semiconductor Manufacturing to Product Use* are also released.

Preface

The book *ESD Testing: From Components to Systems* was targeted for the semiconductor process and device engineer, the circuit designer, the ESD/latchup test engineer, and the ESD engineer. In this book, a balance is established between the technology and testing.

The first goal of this book is to teach the ESD models used today. There are many ESD test models, and more types are being developed today and in the future.

The second goal is to show recent test systems and test standards. Significant change in both the test methodologies and issues are leading to proposal of new ESD models, introduction of new standards, and an impact on product diversity and product variety.

The third goal is to expose the reader to the growing number of new testing methodologies, concepts, and equipment. In this book, commercial test equipment is shown as an example to demonstrate the “state-of-the-art” of ESD testing. Significant progress has been made in recent years in ESD, EOS, and EMC.

The fourth goal, as previously done in the ESD book series, is to teach testing as an ESD design practice. ESD testing can be used as a design methodology or an ESD tool. ESD testing can lead to understanding of the fundamental practices of ESD design and the ESD design discipline. This practice uses ESD testing for “de-bugging” and diagnosis.

The fifth goal is to provide a book that can view the different test methods independently. Each chapter is independent so that the reader can study or read about a test model independent of the other test models.

The sixth goal is to provide a text where one can compare the interrelationship between one ESD model and another ESD model. In many cases, there is commonality between the test waveform, the test procedure, and even failure mechanisms.

The seventh goal is to provide a text structure similar to a standard or standard test method, but read easier than reading a standard document. The goal was also to reduce the level of details of the standard to simplify the understanding.

The book *ESD Testing: From Components to Systems* consists of the following:

Chapter 1 introduces the reader to fundamentals and concepts of the electrostatic discharge (ESD) models and issues.

Chapter 2 discusses the human body model (HBM). It discusses the purpose, scope, waveforms, test procedures, and test systems. In this chapter, both the wafer-level and

product-level test methodologies are discussed. This chapter includes HBM failure mechanisms to circuit solutions. Alternative test methodologies such as sampling and split fixture methods are reviewed.

Chapter 3 discusses the machine model (MM). It discusses the purpose, scope, waveforms, test procedures, and test systems. In this chapter, both the wafer-level and product-level test methodologies are discussed. This chapter includes MM failure mechanisms to circuit solutions. Alternative test methodologies such as the small charge model (SCM) are discussed. In addition, correlation relations of HBM to MM ratio are analyzed and reviewed.

Chapter 4 discusses the charged device model (CDM). It discusses the purpose, scope, waveforms, CDM test procedures, and CDM test systems. This chapter includes CDM failure mechanisms to circuit solutions to avoid CDM failures. Alternative test methodologies such as the socketed device model (SDM) and charged board model (CBM) are discussed.

Chapter 5 discusses the transmission line pulse (TLP) methodology and its importance in the semiconductor industry and ESD development. It discusses the purpose, scope, waveforms, TLP pulsed I - V characteristics, TLP test procedures, and TLP test system configurations. TLP current source, time domain reflection (TDR), time domain transmission (TDT), and time domain reflection and transmission (TDRT) configurations is explained

Chapter 6 discusses the very fast transmission line pulse (VF-TLP) methodology. It discusses the purpose, scope, waveforms, VF-TLP pulsed I - V characteristics, VF-TLP test procedures, and VF-TLP test system configurations. Alternative test methods such as ultra fast transmission line pulse (UF-TLP) are discussed.

Chapter 7 discusses the system-level method, known as IEC 61000-4-2. It discusses the purpose, scope, IEC 61000-4-2 waveforms, IEC 61000-4-2 table configurations, and requirements. Failure mechanisms and circuit solutions to avoid failures are explained.

Chapter 8 discusses the human metal model (HMM) method. The HMM model has many similarities to the system-level method, known as IEC 61000-4-2. It discusses the purpose, scope, waveforms, HMM table configurations, and requirements as well as the distinctions and commonality to the IEC 61000-4-2 test method.

Chapter 9 discusses the system-level transient surge method, known as IEC 61000-4-5. It discusses the purpose, scope, IEC 61000-4-5 waveforms, IEC 61000-4-5 table configurations, and requirements. Failure mechanisms and circuit solutions to avoid failures are explained. The distinction from the IEC 61000-4-2 is highlighted.

Chapter 10 discusses the cable discharge event (CDE) method. It discusses the purpose, scope, waveforms, cable configurations, and impact on the pulse event. Examples of cable-induced failures are given, as well as circuit- and system-level solutions to avoid chip and system failures.

Chapter 11 discusses latchup. It addresses latchup testing, characterization, and design. It also addresses latchup test techniques for product-level testing. Technology benchmarking to ground rule development is also briefly discussed.

Chapter 12 discusses electrical overstress (EOS). It focuses on electrical and thermal safe operating area (SOA) and how EOS occurs. It also focuses on how to distinguish latchup from EOS events.

Chapter 13 discusses electromagnetic compatibility (EMC). It addresses ESD and EMC testing and characterization methods. It also serves as a brief introduction to this large subject matter.

Hopefully, the book covers the trends and directions of ESD testing discipline.
Enjoy the text, and enjoy the subject of ESD testing.

B”H

Steven H. Voldman
IEEE Fellow

Acknowledgments

I would like to thank the individuals who have helped me learn about experimental work, high current testing, high voltage testing, electrostatic discharge (ESD) testing, electrical overstress (EOS), and standards development. In the area of ESD, EOS, and latchup testing, I would like to thank for all the support received from SEMATECH, the ESD Association, and the JEDEC organizations.

I would like to thank the SEMATECH organization for allowing me to establish the SEMATECH ESD Work Group: this work group initiated the ESD technology benchmarking test structures, the JEDEC-ESD Association collaboration on ESD standard development, alternate test methods, and most important, the initiation of the transmission line pulse (TLP) standard development.

I thank the ESD Association ESD Work Group (WG) standard committees for many years of discussion on standard developments and on human body model (HBM), machine model (MM), charged device model (CDM), cable discharge event (CDE), human metal model (HMM), TLP testing, and very fast transmission line pulse (VF-TLP) testing. I also thank the ESD Association Standards Development Work Group 5.5 TLP testing committee. We were very fortunate to have a highly talented and motivated team to rapidly initiate the TLP and VF-TLP documents for the semiconductor industry; this included for the development of the TLP and VF-TLP standards, which was a significant accomplishment that has influenced the direction of ESD testing. I am thankful to my colleagues Robert Ashton, Jon Barth, David Bennett, Mike Chaine, Horst Gieser, Evan Grund, Leo G. Henry, Mike Hopkins, Hugh Hyatt, Mark Kelly, Tom Meuse, Doug Miller, Scott Ward, Kathy Muhonen, Nathaniel Peachey, Jeff Duniho, Keichi Hasegawa, Jin Min, Yoon Huh, and Wei Huang. I am also thankful to Tze Wee Chen of Stanford University for discussions on the ultra-fast transmission line pulse (UF-TLP) testing.

I am grateful to the Oryx Instrument ESD test development team for years of ESD test support and the Thermo Fisher Scientific team of David Bennett, Mike Hopkins, Tom Meuse, Tricia Rakey, and Kim Baltier. My sincere thanks goes to Jon Barth of Barth Electronics for usage of the images of the Barth test equipment for this text; Keichi Hasegawa of Hanwa Electronics for the images of the Hanwa test equipment; Yoon Huh and Jin Min of Amber Precision Instruments for the scanning images and the test equipment; Wei Huang for the images of the ESDMC test equipment; Jeff Duniho of Pragma Design Inc for the current reconstruction method images; the HPPI corporation for images of its TLP test equipment; and Chris O'Connor of UTI Inc. for transient latchup analysis.

I would like to thank the JEDEC organization's ESD committee.

This work was supported by the institutions that allowed me to teach and lecture at conferences, symposiums, industry, and universities; this gave me the motivation to develop the texts. I would like to thank for the years of support and the opportunity to provide lectures, invited talks, and tutorials at the International Physical and Failure Analysis (IPFA) in Singapore, the Electrical Overstress/Electrostatic Discharge (EOS/ESD) Symposium, the International Reliability Physics Symposium (IRPS), and the Taiwan Electrostatic Discharge Conference (T-ESDC), International Conference on Solid State and Integrated Circuit Technology (ICSICT), and ASICON.

Finally, I am immensely thankful to the ESD Association office for the support in the area of publications, standards developments, and conference activities – Lisa, Christine, and Terry. I also thank the publisher and staff of John Wiley and Sons, for including the text *ESD Testing: From Components to Systems* as part of the ESD book series.

To my children, Aaron Samuel Voldman and Rachel Pesha Voldman, good luck to both of you in the future.

And Betsy H. Brown, for her support on this text ...

And of course, my parents, Carl and Blossom Voldman.

B”H

Dr Steven H. Voldman
IEEE Fellow

Contents

| | |
|---|--------------|
| About the Author | xvii |
| Preface | xix |
| Acknowledgments | xxiii |
| 1 Introduction | 1 |
| 1.1 Testing for ESD, EMI, EOS, EMC, and Latchup | 1 |
| 1.2 Component and System Level Testing | 1 |
| 1.3 Qualification Testing | 2 |
| 1.4 ESD Standards | 3 |
| 1.4.1 <i>Standard Development – Standard Practice (SP) and Standard Test Methods (STMs)</i> | 3 |
| 1.4.2 <i>Repeatability</i> | 4 |
| 1.4.3 <i>Reproducibility</i> | 4 |
| 1.4.4 <i>Round Robin Testing</i> | 4 |
| 1.4.5 <i>Round Robin Statistical Analysis – k-Statistics</i> | 5 |
| 1.4.6 <i>Round Robin Statistical Analysis – h-Statistics</i> | 6 |
| 1.5 Component Level Standards | 6 |
| 1.6 System Level Standards | 7 |
| 1.7 Factory and Material Standards | 7 |
| 1.8 Characterization Testing | 8 |
| 1.8.1 <i>Semiconductor Component Level Characterization</i> | 9 |
| 1.8.2 <i>Semiconductor Device Level Characterization</i> | 9 |
| 1.8.3 <i>Wafer Level ESD Characterization Testing</i> | 9 |
| 1.8.4 <i>Device Characterization Tests on Circuits</i> | 10 |
| 1.8.5 <i>Device Characterization Tests on Components</i> | 10 |
| 1.8.6 <i>System level Characterization on Components</i> | 11 |
| 1.8.7 <i>Testing to Standard Specification Levels</i> | 11 |
| 1.8.8 <i>Testing to Failure</i> | 11 |
| 1.9 ESD Library Characterization and Qualification | 12 |
| 1.10 ESD Component Standards and Chip Architectures | 12 |

| | | |
|----------|---|-----------|
| 1.10.1 | <i>Relationship Between ESD Standard Pin Combinations and Failure Mechanisms</i> | 12 |
| 1.10.2 | <i>Relationship Between ESD Standard Pin Combinations and Chip Architecture</i> | 13 |
| 1.11 | System Level Characterization | 13 |
| 1.12 | Summary and Closing Comments | 13 |
| | Problems | 14 |
| | References | 15 |
| 2 | Human Body Model | 17 |
| 2.1 | History | 17 |
| 2.2 | Scope | 18 |
| 2.3 | Purpose | 18 |
| 2.4 | Pulse Waveform | 18 |
| 2.5 | Equivalent Circuit | 19 |
| 2.6 | Test Equipment | 20 |
| 2.7 | Test Sequence and Procedure | 23 |
| 2.8 | Failure Mechanisms | 25 |
| 2.9 | HBM ESD Current Paths | 26 |
| 2.10 | HBM ESD Protection Circuit Solutions | 28 |
| 2.11 | Alternate Test Methods | 32 |
| 2.11.1 | <i>HBM Split Fixture Testing</i> | 32 |
| 2.11.2 | <i>HBM Sample Testing</i> | 33 |
| 2.11.3 | <i>HBM Wafer Level ESD Testing</i> | 33 |
| 2.11.4 | <i>HBM Test Extraction Across the Device Under Test (DUT)</i> | 33 |
| 2.12 | HBM Two-Pin Stress | 34 |
| 2.12.1 | <i>HBM Two-Pin Stress – Advantages</i> | 37 |
| 2.12.2 | <i>HBM Two-Pin Stress – Pin Combinations</i> | 37 |
| 2.13 | HBM Small Step Stress | 37 |
| 2.13.1 | <i>HBM Small Step Stress – Advantages</i> | 38 |
| 2.13.2 | <i>HBM Small Step Stress – Data Analysis Methods</i> | 38 |
| 2.13.3 | <i>HBM Small Step Stress – Design Optimization</i> | 38 |
| 2.14 | Summary and Closing Comments | 38 |
| | Problems | 39 |
| | References | 39 |
| 3 | Machine Model | 43 |
| 3.1 | History | 43 |
| 3.2 | Scope | 43 |
| 3.3 | Purpose | 43 |
| 3.4 | Pulse Waveform | 44 |
| 3.4.1 | <i>Comparison of Machine Model (MM) and Human Body Model (HBM) Pulse Waveform</i> | 44 |
| 3.5 | Equivalent Circuit | 45 |
| 3.6 | Test Equipment | 45 |