

Pan Stanford Series on Intelligent Nanosystems **Volume 1**



INTELLIGENT INTEGRATED SYSTEMS

Devices, Technologies, and Architectures

edited by Simon Deleonibus




Pan Stanford Series on Intelligent Nanosystems Volume 1

INTELLIGENT INTEGRATED SYSTEMS

Devices, Technologies, and Architectures

edited by
Simon Deleonibus



Published by

Pan Stanford Publishing Pte. Ltd.
Penthouse Level, Suntec Tower 3
8 Temasek Boulevard
Singapore 038988

Email: editorial@panstanford.com

Web: www.panstanford.com

British Library Cataloguing-in-Publication Data

A catalogue record for this book is available from the British Library.

**Intelligent Integrated Systems: Devices, Technologies,
and Architectures**

Copyright © 2014 Pan Stanford Publishing Pte. Ltd.


All rights reserved. This book, or parts thereof, may not be reproduced in any form or by any means, electronic or mechanical, including photocopying, recording or any information storage and retrieval system now known or to be invented, without written permission from the publisher.

For photocopying of material in this volume, please pay a copying fee through the Copyright Clearance Center, Inc., 222 Rosewood Drive, Danvers, MA 01923, USA. In this case permission to photocopy is not required from the publisher.

ISBN 978-981-4411-42-4 (Hardcover)

ISBN 978-981-4411-43-1 (eBook)

Printed in the USA



INTELLIGENT INTEGRATED SYSTEMS

Acknowledgements

I wish to congratulate all co-authors of the fourteen chapters of *Intelligent Integrated Systems: Devices, Technologies, and Architectures* for the results of their brilliant research as well as for writing excellent contributions including a review of the state of the art in their respective fields. They are worldwide recognized researchers and belong to top-level renowned universities and institutes. Their faith and efforts were key in making this ambitious project a success.

It is an honor to receive support for the book's promotion from Prof. Hiroshi Iwai of Tokyo Institute of Technology (Yokohama, Japan), Prof. Tso-Ping Ma of Yale University and Prof. Mikael Ostling of KTH (Kista, Sweden). Their influence in the nanoelectronics, nanotechnology and nanoscience world distinguishes the scientific level of the different contributions.

I have special thanks to address to Mr. Stanford Chong, Mr. Sarabjeet Garcha and the staff of Pan Stanford Publishing for being available throughout the publishing process from the definition of the book content to the preparation of final edition and the promotion of this book.

Finally, none of this would have been possible without the moral support and patience of my wife Geneviève and my son Tristan. Their dedicated attention has been of first importance to me. I wish to dedicate this work to them.

Simon Deleonibus

CEA, LETI, MINATEC Campus

17 rue des Martyrs

38054 Grenoble Cedex 09, France

Contents

<i>Acknowledgements</i>	xv
Introduction: Intelligent Integrated Systems Forward to Zero Variability and Zero Power!	1
<i>Simon Deleonibus</i>	
I.1 Scaling and Diversifications	2
I.1.1 Moore's Law as an Archetype Progress Law for Microelectronics	3
I.1.2 Benchmarking Several Possible Channel Materials	4
I.1.3 New Progress Laws and Paradigms	9
I.2 Intelligent Integrated Systems: Device Technologies and Architectures	10
 PART I: ADVANCED SILICON-BASED CMOS TECHNOLOGIES	
 1 From Planar to Trigate and Nanowire Fully Depleted Transistors	19
<i>François Andrieu, Olivier Weber, Marie-Anne Jaud, Thomas Ernst, and Olivier Faynot</i>	
1.1 Introduction	20
1.2 Definition of Fully Depleted Devices	21
1.2.1 Definition	21
1.2.2 CMOS Technology for Fully Depleted Devices	22
1.3 Electrostatics and Scaling Theory	24
1.4 V_T Variability	26
1.4.1 V_T Adjustment and Multiple V_T	26
1.4.2 V_T Variability	29
1.4.2.1 Limiting factors	29
1.4.2.2 Impact of T_{Si} fluctuations	31

1.5	Planar FDSOI Performance	33
1.5.1	Carrier Mobility Boosters on FDSOI	33
1.5.2	Static Performance	36
1.5.3	Dynamic Performance	36
1.5.4	Forward and Reverse Back Bias Capability on UTBB	37
1.6	Nanowire and Trigate Transistors	39
1.6.1	Nanowire for CMOS: Motivations and Challenges	39
1.6.2	Fabrication and Control of Nanowire MOSFETs	40
1.6.3	Interface and Transport Optimization	44
1.7	Conclusion	47
2	Schottky Source/Drain MOSFETs	55
	<i>Emmanuel Dubois, Florent Ravaux, Zhenkun Chen, Nicolas Reckinger, Xiaohui Tang, Jean-Pierre Raskin, Maud Vinet, and Louis Hutin</i>	
2.1	Introduction	56
2.2	Background and Challenges Associated with Source/Drain Technology	57
2.3	Techniques of Schottky Barrier Modulation	59
2.3.1	Principle of Barrier Modulation	59
2.3.2	Band Bending at Dopant-Segregated Schottky Junctions	59
2.3.3	Different Flavors of Dopant Segregation	61
2.3.4	Review of Dopant Segregation Techniques	61
2.3.4.1	Cobalt silicide	65
2.3.4.2	Nickel silicide	65
2.3.4.3	Platinum silicide	68
2.3.4.4	Erbium and ytterbium silicides	69
2.3.4.5	Platinum silicide on strained SOI	69
2.4	Integration of Schottky Barrier MOSFETs	70
2.4.1	From Material Engineering to Device Integration	70
2.4.2	Dopant-Segregated PtSi Source/Drain for Thin-SOI CMOS Technology	72

2.4.3	Dual Metallic Source and Drain Integration on Planar Single- and Double-Gate SOI CMOS Down to 20 nm: Performance and Scalability Assessment	76
2.4.4	Schottky Source/Drain Device Integration: State-of-the-Art Review	81
2.4.4.1	pMOS transistors benchmarking	81
2.4.4.2	nMOS transistors benchmarking	82
2.5	Conclusion	86
3	Advances in Silicon-on-Diamond Technology	97
	<i>Jean-Paul Mazellier, Julie Widiez, Marc Rabarot, François Andrieu, Samuel Saada, Mathieu Lions, Philippe Bergonzo, and Simon Deleonibus</i>	
3.1	Introduction	98
3.2	Thin Diamond Films on Silicon	99
3.2.1	Microwave Plasma CVD Process	99
3.2.2	Growth of Diamond Films	100
3.2.3	Towards High Nucleation Density	103
3.2.4	Electrical Resistivity and Thermal Conductivity	104
3.3	SOD Substrate Fabrication	106
3.3.1	First Attempts to Silicon-on-Diamond (SOD) Substrate Fabrication	106
3.3.2	Thin-Films SOD Fabrication	107
3.3.3	Smoothing the Diamond Surface	109
3.4	SOD MOSFET Technology	112
3.4.1	Transistor Processing	112
3.5	Conclusion	119
4	GeOI, SiGeOI and New Devices Architectures	123
	<i>Cyrille Le Royer, Emmanuel Augendre, Louis Hutin, Frédéric Mayer, and William van den Daele</i>	
4.1	Introduction	124
4.2	GeOI and SGOI Substrates: Fabrication and Characterization	125
4.2.1	GeOI by SmartCut Process	125
4.2.2	GeOI and SGOI by the Ge Enrichment Technique	126

4.2.3	Pseudo-MOSFET Technique: Principle and Results for SGOI Wafers	127
4.2.4	Ge Enrichment with Initial sSOI Wafers	128
4.2.5	Hybrid GeOI-SOI Substrates	128
4.3	GeOI and SGOI MOSFET	129
4.3.1	Ge and GeOI CMOS	129
4.3.2	Ultra-thin GeOI pMOSFET with Aggressive Gate Lengths	130
4.3.3	SiGe-Based MOSFETs: The Case of c-SGOI CMOS	133
4.4	Dual-Channel CMOS Featuring Ge or SiGe	136
4.4.1	Planar GeOI-SOI CMOS	136
4.4.2	Planar Dual-Channel: The Case of c-SiGe and t-Si CMOS	137
4.5	Novel Devices with Steep Slopes	140
4.5.1	Impact Ionization MOSFET	140
4.5.1.1	Principle of operation	140
4.5.1.2	Structure description	141
4.5.1.3	Operation	141
4.5.1.4	Measurements	143
4.5.1.5	Reliability	146
4.5.2	Tunnel FET	148
4.5.2.1	Introduction	148
4.5.2.2	Structure, biases and band diagram	149
4.5.2.3	Operation in n- and p-channel modes	151
4.5.2.4	TFETs with low-bandgap materials (SiGe and Ge)	151
4.6	Conclusion	153
5	3D Monolithic Integration	161
	<i>Maud Vinet, Perrine Batude, and Shashikanth Bobba</i>	
5.1	Introduction	162
5.2	State of the Art	164
5.2.1	Logic Devices	165
5.2.2	Memories	166
5.3	Technological Challenges and Potential Solutions	166
5.3.1	High-Quality Upper Layer	168
5.3.1.1	Seed windows techniques	169
5.3.1.2	Molecular wafer bonding	170
5.3.1.3	Benchmark and conclusion	171

5.3.2	High-Performance Top and Bottom Layers	171
5.3.2.1	Bottom-layer low-temperature process	172
5.3.2.2	Thermally robust bottom layer: optimized silicides	173
5.3.3	3D Contacts	174
5.3.4	Alignment	177
5.4	Design and Circuit Applications	178
5.4.1	Logic Design and Layout	178
5.4.1.1	Intra-cell stacking transformation	179
5.4.1.2	Intra-cell folding transformation	180
5.4.1.3	Cell-on-cell stacking transformation	181
5.4.1.4	Quantifying planar-to-3D library mapping	183
5.4.2	Use of Electrostatic Coupling for SRAM Optimization	185
5.5	Conclusion	187
6	III–V Quantum Well FETs	197
	<i>Suman Datta</i>	
6.1	Introduction	197
6.2	Electron and Hole Mobilities	198
6.3	Quantum Well FETs	200
6.4	High- κ Dielectric on III–V Quantum Well	203
6.5	Quantum Capacitance Limit of III–V QWFETs	208
6.6	III–V QWFET on Silicon	212
6.7	Conclusion	213
7	Carbon Integrated Electronics	217
	<i>Hong Li, Yasin Khatami, Deblina Sarkar, Jiahao Kang, Chuan Xu, Wei Liu, and Kaustav Banerjee</i>	
7.1	Introduction	217
7.2	Basic Physics	219
7.3	Fabrication Technology	225
7.3.1	Carbon Nanotube Synthesis	225
7.3.1.1	Arc discharge	225
7.3.1.2	Laser ablation	227
7.3.1.3	Chemical vapor deposition	227

7.3.2	Graphene Synthesis	228
7.3.2.1	Epitaxial growth on silicon carbide	230
7.3.2.2	CVD growth on transition metals	230
7.4	Carbon-Based Passive Structures	232
7.4.1	Resistance of Carbon-Based Interconnects	232
7.4.1.1	Single-wall carbon nanotubes	234
7.4.1.2	Mean free path of CNTs	234
7.4.1.3	Multiwall carbon nanotubes	235
7.4.1.4	Double-wall carbon nanotubes	235
7.4.1.5	Monolayer graphene ribbon	236
7.4.1.6	Mean free path of graphene ribbon	238
7.4.1.7	Multilayer graphene ribbon	238
7.4.1.8	Resistance comparison	239
7.4.2	Capacitance and Inductance of Carbon-Based Interconnects	239
7.4.2.1	Electrostatic and quantum capacitance	239
7.4.2.2	Magnetic and kinetic inductance	240
7.4.3	High-Frequency Analysis of Carbon-Based Interconnects	241
7.4.3.1	High-frequency behavior of carbon nanotube interconnects	241
7.4.3.2	High-frequency behavior of graphene ribbon interconnects	243
7.4.4	Circuit Modeling and Analysis of Carbon-Based Interconnects	244
7.4.4.1	Circuit modeling of carbon interconnects	244
7.4.4.2	Performance analysis of carbon interconnects	245
7.4.4.3	Analysis of carbon nanotube vias	247
7.4.5	Carbon-Based Inductors	249
7.4.6	CNT-based Capacitors	250
7.4.7	CNT-Based through-Silicon Vias	251
7.4.8	Off-Chip CNT Applications	252
7.5	Carbon-Based Active Devices	252
7.5.1	Zero-Bandgap Transistors	254
7.5.1.1	Graphene-based zero-bandgap field-effect transistor	254

7.5.1.2	Nanoelectromechanical switches (NEMS)	255
7.5.2	Non-Zero-Bandgap Transistors	257
7.5.2.1	Conventional FET	257
7.5.2.2	Schottky-barrier FET	258
7.5.2.3	Tunnel FET	259
8	Tunneling Field-Effect Transistors: Challenges and Perspectives	275
	<i>Joachim Knoch</i>	
8.1	Introduction	275
8.2	Operational Principles of Tunneling TFETs	277
8.3	Challenges	281
8.4	Optimizing TFET Performance	283
8.4.1	Optimization of the Device Architecture	283
8.4.2	Optimization of the Injecting Source Contact	288
8.4.3	Optimization Using Bandgap Engineering	294
8.5	Conclusion	297
	PART II: NEW PATHS TO AUGMENTED SILICON CMOS TECHNOLOGIES	
9	Molecular Memories	305
	<i>Julien Buckley, Tiziana Pro, Venera Aiello, Micaël Charbonneau, and Barbara De Salvo</i>	
9.1	Introduction	305
9.2	Capacitive Organic-Based Molecular Memories	307
9.2.1	Molecular Floating-Gate Devices	307
9.2.2	Molecular DRAM Devices	312
9.3	Resistive Organic-Based Molecular and Polymer Memories	313
9.3.1	Scaled Molecular Resistive Switching Devices	313
9.3.2	Polymer Resistive Memories	316
9.4	Conclusion	321
10	Resistive Memories	325
	<i>Blanka Magyari-Köpe and Yoshio Nishi</i>	
10.1	Introduction	325

10.2	Basic Operation Principles	328
10.2.1	Unipolar vs. Bipolar Switching	328
10.2.2	Filamentary vs. Uniform Switching	329
10.3	CBRAM: Metal Sulfides and Selenides	331
10.4	Oxide RRAM: Metal Oxides	332
10.5	Theoretical Models of Filament Formation in Metal Oxides	335
10.5.1	Modeling Filamentary Configurations in TiO_2	337
10.5.2	Modeling Filamentary Configurations in NiO	340
10.6	Proposed Models for the ON-OFF Switching Mechanism	344
10.6.1	Oxygen Vacancy Ordering and Oxygen Atomic Diffusion	344
10.6.2	Hydrogen Diffusion into Oxygen Vacancy Sites	345
10.7	Switching Power vs. Retention	346
10.8	Scalability	348
10.9	Cross-Point Configuration and Selector	352
10.10	Summary	352
11	High-Frequency Vibrating Nanowire	359
	<i>Laurent Duraffourg and Thomas Ernst</i>	
11.1	Short Review of the Technology	359
11.2	Suspended Nanowires as Ultrasensitive Mass Sensors: Principle of Operation	361
11.3	Transduction Strategy	366
11.3.1	Magnetomotive Transduction	367
11.3.2	Piezoresistivity in Suspended Silicon Nanowires	370
11.3.3	Piezoresistive Transductions	372
11.4	Gas Detection with Suspended Nanowire: A New Paradigm	379
11.4.1	Gas Detection	379
11.4.2	Toward NEMS VLSI	382
11.5	Conclusion	383

12 Spintronics	389
<i>Guillaume Prenat, Ursula Ebels, Gregory Di Pendina, Ricardo Sousa, and Bernard Dieny</i>	
12.1 Introduction	389
12.1.1 Giant Magnetoresistance (GMR)	390
12.1.2 Tunnel Magnetoresistance (TMR)	391
12.1.3 Spin Transfer Torque (STT)	392
12.2 MRAM	394
12.2.1 Field-Induced Magnetic Switching (FIMS)	395
12.2.1.1 Toggle MRAM	397
12.2.1.2 Thermally assisted switching (TAS) MRAM	398
12.2.2 Spin Transfer Torque MRAM	401
12.2.2.1 Thermally assisted STT RAM	404
12.2.2.2 Perpendicular MRAM	405
12.2.3 MRAM Positioning	407
12.3 Hybrid Magnetic/CMOS Logic Circuits	408
12.3.1 Memorization Purpose	408
12.3.1.1 Embedded memory	408
12.3.1.2 Non-volatile SRAM	409
12.3.1.3 Programmable logic	410
12.3.1.4 Low-power non-volatile logic circuits	411
12.3.1.5 Hardened circuits	411
12.3.2 Logic-in-Memory	412
12.3.3 Design Tools	415
12.3.4 The Relevance of Hybrid CMOS/Magnetic Circuits	419
12.4 RF Oscillators and Spin Diodes	420
12.5 Emerging MRAM Devices	422
12.5.1 Precessional Switching	422
12.5.2 Three-Terminal Devices	425
12.5.3 Multibit MRAM	425
12.6 Conclusion	427
13 Smart Multiphysics Sensors	435
<i>Masayoshi Esashi</i>	
13.1 Introduction	435

13.2	Pressure Sensors	436
13.3	Inertia Measurement Systems (Electrostatically Levitated Rotational Gyroscope)	437
13.4	Tactile Sensor Network	439
13.5	Acoustic Wave Based Sensors	439
13.6	Optical Scanners for Sensing	444
13.7	Sensors for Catheter	446
13.8	Micro Probe Sensors	452
13.9	Conclusions	454
14	3D Integration and Wafer-Level Packaging	459
	<i>Gilles Poupon</i>	
14.1	Introduction	460
14.2	Integration Concepts	461
14.3	SIP	463
14.4	From SIP to 3D Integration	464
14.4.1	3D Integration: Challenges	465
14.4.2	3D Architectures	466
14.4.3	Technological Development for 3D Integration	467
14.4.4	Focus on the TSV	468
14.4.4.1	Via drilling and filling	469
14.4.4.2	Process flow	469
14.4.4.3	Vias “first”	470
14.4.4.4	Vias “last”	471
14.4.4.5	Vias “middle”	471
14.4.5	The 3D TSV Interposer	472
14.5	Wafer-Level Packaging	473
14.5.1	WLP Challenges	473
14.5.2	System on Wafer	474
14.5.3	New Trends in WLP	476
14.5.4	Fan-Out Wafer-Level Packaging	478
14.6	Conclusion	479
	<i>Index</i>	481