JAMES B. JOHNSON STEVE KASSEL

The Multibus Design Guidebook

Structures, Architectures, and Applications

JAMES B. JOHNSON STEVE KASSEL

The Multibus Design Guidebook

Structures, Architectures, and Applications

McGraw-Hill Book Company

New York St. Louis San Francisco Auckland Bogotá Hamburg Johannesburg London Madríd Mexico Montreal New Delhi Panama Paris São Paulo Singapore Sydney Tokyo Toronto Library of Congress Cataloging in Publication Data

Johnson, James B.

The multibus design guidebook.

Includes bibliographical references and index.

1. Microcomputers—Buses. 2. Computer architecture.

L Kassel, Steve. II. Title.

TK7895.B87163 1984

ISBN 0-07-032599-5

621.3819/535

83-16258

Copyright © 1984 by McGraw-Hill, Inc. All rights reserved.

Printed in the United States of America. Except as permitted under the United States Copyright Act of 1976, no part of this publication may be reproduced or distributed in any form or by any means, or stored in a data base or retrieval system, without the prior written permission of the publisher

Davis, the designer was Riverside Craphics, and the production supervisor was Thomas C Kowalczyk It was set in Caledonia by University Graphics, Inc

Printed and bound by R. R. Donnelley & Sons Company.

Multibus is a registered trademark of Intel Corporation.

Photographs, tables, and figures are used courtesy of Intel Corporation, Santa Clara, California.

Preface

The Multibus/IEEE-796 is a commercial-quality industry-standard bus structure for use in microprocessor-based systems. Additionally, three separate buses have been developed to complement and extend the capabilities of the Multibus structure. Together these four structures form the Multibus family of structures. The Multibus family consists of the Multibus system bus, which is the center of all Multibus-based systems; the iSBX bus, a low-cost local (on-board) input-out-put expansion bus; the Multichannel bus, a very high speed cable bus designed to move blocks of data between peripherals and intelligent subsystems and Multibus-based systems; and the iLBX bus, a high-speed memory execution bus that allows a microprocessor on a single-board computer to expand its local memory using multiple boards.

This book provides the reader with a basic understanding of the structures, architectures, and detailed hardware designs of the various modules that can be used in association with the Multibus system bus, the iSBX local input-output bus, the Multichannel high-speed cable bus, and the iLBX local execution bus. It describes these various bus structures using simple concepts, and then builds on them until the reader understands the different architectures that can be constructed. The book, which is intended for board- and system-level hardware design and evaluation engineers and their managers, is essential for anyone involved with Multibus-based products. It provides detailed bus interface information and also serves as a quick reference for those designing Multibus-based systems. The text is supported by a wealth of examples and illustrations.

The book is divided into three parts: (1) structures, in which the electrical and mechanical specifications of the Multibus family members are described; (2) architectures, in which the different architectures are described that can be built on and around the Multibus family members; and (3) applications, in which hardware design examples are given for interfacing modules to the various Multibus family members.

The structures section reviews each of the different Multibus family structures. First the structures are described conceptually; then the functions and the electrical and mechanical specifications of the bus are described in detail.

The Multibus family of structures supports a wide spectrum of system architectures, from simple, low-cost uniprocessing systems to sophisticated, distributed multiple-processor systems yielding high throughput. The architectures section considers the benefits and trade-offs of each of these different architectures in detail. Examples of several types of systems, including uniprocessing, multicomputing, and multiprocessing systems, are used to explain the major architectural approaches, interconnection schemes, and related hardware and software trade-offs. Other topics covered include an overview of system design issues and some discussion of highly reliable computers.

The applications section gives the reader examples of various interface circuits for the Multibus family structures. Each example provides enough detail to make it possible to actually implement the module or interface. This section also provides evaluation criteria for purchasing Multibus-compatible products.

James B. Johnson Steve Kassel

Acknowledgments

We wish to acknowledge the help of many colleagues at Intel's OEM Microcomputer Operations group (Hillsboro, Oregon) over the years during which most of these ideas, specifications, and applications were formulated and refined. The special efforts of Clark Allsworth, who provided constructive criticism of the early manuscript, have been most helpful. The final manuscript also has benefited greatly from the careful reading and comments of Craig Kinnie and Mary Slamp. The assistance of the engineering staff of Intel Corporation—especially Phil Drain, Pete MacWilliams, John Deignan, Scott Tetrick, and Ron Dilbeck—is also acknowledged.

Contents

	PREF	FACE	χv
	ACK	(NOWLEDGMENTS	zvii
PART 1	THE !	MULTIBUS FAMILY OF BUS STRUCTURES	1
	1	INTRODUCTION	3
	1.1	Objectives and Goals of Microprocessor-Based System Buses, 3	
		1.1.1 Do You Need a System Bus? 4	
	1.2	Picking Your Multibus Family Structures, 4	
		1.2.1 Support of a Wide Range of System Architectures, 6	
		1.2.2 A Conceptually Simple Structure, 14	
		1.2.3 A Structure That Can Incorporate New VLSI Quickly, 18	
		1.2.4 A Reliable, Cost-Effective Structure, 21	
		1.2.5 A Well-Defined, Documented, and Controlled Standard, 23	
	1.3	Brief History of the IEEE-796/Multibus and its Extensions,	
	2	THE MULTIBUS SYSTEM BUS	27
	2.1	Notation, 27	
	2.2	Logical Description of the Multibus System Bus, 28	
		2.2.1 Bus Devices, 29	
	2.3	Bus Signal Definitions and Operation Overview, 33	
		2.3.1 Address, Inhibit, and Data Lines, 33	
		2.3.2 Control Lines, 38	
		2.3.3 A Data Read Operation, 43	
		2.3.4 A Data Write Operation, 44	
		2.3.5 Interrupt Lines, 46	
		2.3.6 Bus Arbitration and Exchange, 50	
		2.3.7 Bus Exchange, 55	

2.4	Detail	ed Electrical Description, 56	
	2.4.1	Logical State and Electrical Level Relations, 57	
	2.4.2	· ·	
		Bus Power Specification, 58	
		Temperature and Humidity Limits, 59	
		Bus Timing, 59	
teng Ting		Bus Control Exchange Timing 66	
		Receivers, Drivers and Terminations, 71	
2.5		anical Considerations, 72	
		Board-to-Board Relations, 72	
		Pin Assignments, 73	
		Connector-Naming and Pin-Numbering Standards, 73	
		Standard Outline of the PCB, 75	
2.6		s of Compliance, 75	
		Variable Elements of Capability, 76	
		Masters and Slaves, 77	
	2.6.3	Compliance-Level Notation, 78	
3		CHANNEL BUS	80
3.1	•	the Multichannel Bus is Required, 80	
3.2	_	cal Description of the Multichannel Bus, 82	
		Bus States, 84	
		Bus Devices, 85	
3.3		Ignal Definitions, 86	
		Address-Data, 86	
		Control, 87	
		Bus Interrupt Lines, 90	
		Parity, 92	
3.4		Reset*, 92 ransfer Operations, 93	
3,4		Address Cycle, 93	
		Data Cycles, 95	
٠.		Transfer Cycle, 97	
		Control Arbitration and Exchange, 98	
	3.4.5		
3.5	-	ramming information, 100	
0.0	3.5.1		
	3.5.2		
	3.5.3		
	3.5.4		
3.6		rical Specification, 104	
~· ~	3.6.1		
	3.6.2		
	3.6.3		
	3.6.4	•	
	3.6.5	•	
	3.6.6		

169

Mech	anical Considerations, 116	
3.7.1	Cable Specification, 116	
3.7.2	Connector-Receptacle Specification, 119	
3.7.3	Multichannel Bus Pin Assignments, 119	
3,7.4	Bus Termination, 120	
Level	s of Compliance, 120	
3.8.1	Variable Elements of Capability, 120	
3.8.2	Compliance-Level Notation, 122	
Summ	nary, 123	
ISBX I	/O BUS	12
Why t	he ISBX Sus is Required, 124	
	al Description of the ISBX Bus, 125	
4.2.1		
4.2.2	8- and 16-Bit Compatibility; Bus Device Notation, 129	
	gnal Definitions, 129	
4.3.1	Address and Chip Select Lines, 129	
	Data Lines, 133	
4.3.3	Control Lines, 134	
4.3.4	Direct Memory Access, 137	
4.3.5	Miscellaneous Lines, 138	
	peration Overview, 139	
4.4.1	I/O Read Operations, 139	
4.4.2	I/O Write Operations, 141	
4.4.3	Direct Memory Access, Operations, 143	
4.4.4		
Detai	led Electrical Description, 146	
4.5.1	Logical State and Electrical Level Relations, 146	
4.5.2		
4.5.3	Bus Power Specification, 147	
4.5.4	Temperature and Humidity Limits, 148	
4.5.5		
4.5.6	Bus Timing, 149	
4.5.7	Receivers, Drivers, and DC Specifications, 153	
	oard Layout Considerations, 153	
Mech	anical Considerations, 155	
4.7.1	iSBX Connector, 155	
4.7.2	Pin Assignments, 156	
4.7.3	iSBX Multimodule Board Height Requirements, 156	
4.7.4	iSBX Multimodule Board Outlines, 161	
4.7.5	iSBX Multimodule Board User I/O Connector Outlines, 161	
	of Compliance, 162	
4.8.1	Variable Elements of Capability, 166	
4.8.2		
4.8.3	Compliance-Level Notation, 167	•
ILBX B	us ·	100

5.1 Why the iLBX Bus is Required, 169

	5.2	Logical Description of the iLBX Bus, 171	
		5.2.1 Bus Devices, 172	
	5.3	Bus Signal Definition, 175	
		5.3.1 Address Lines, 175	
		5.3.2 Data Lines, 176	
		5.3.3 Transfer Parity, 177	
		5.3.4 Control Status Lines, 177	
		5.3.5 Command Lines, 178	
		5.3.6 Bus Access Control Lines, 181	
	5.4	Bus Operation Overview, 184	
		5.4.1 Write Data Operation, 184	
	•	5.4.2 Read Data Operation, 186	
		5.4.3 Bus Time-Out Operation, 188	
		5.4.4 Bus Exchange Operation, 189	
	5.5	Detailed Electrical Description, 190	
		5.5.1 Logical State and Electrical Level Relations, 190	
		5.5.2 Signal Characteristics, 191	
		5.5.3 Bus Power Specification, 192	
		5.5.4 Temperature and Humidity Limits, 192	
		5.5.5 Bus Timing, 192	
		5.5.6 Receivers, Drivers, and DC Specifications, 197	
	5.6	Mechanical Considerations, 198	
		5.6.1 Bus Connector Considerations, 198	
		5.6.2 Form Factor Considerations, 199	
	5.7	Levels of Compliance, 204	
		5.7.1 Variable Elements of Compatibility, 206	
		5.7.2 Compliance-Level Notation, 207	
	5.8	Summary, 208	
PART 2	THE I	WULTIBUS FAMILY ARCHITECTURES	209
	6	SINGLE-BOARD COMPUTERS	209
	6.1	Definition of a Single-Board Computer, 211	211
	•••	6.1.1 Trends in and Motivations for Using an SBC, 216	
		6.1.2 SBCs: What Level of Integration Should You Buy? 219	
	6.2	SBC Architectures, 221	
	•	6.2.1 First-Generation Architecture, 222	
		6.2.2 Second-Generation Architecture—Dual-Port Memory, 224	
		6.2.3 I/O Expansion, 227	
		6.2.4 Memory Expansion, 230	
	6.3	A Simple Design Using SBCs, 232	
	6.4	Summary, 235	
4	7	MULTIPROCESSING WITH MICROPROCESSORS	238
	7.1	Definition of a Multiple-Processor System, 238	
	7.2	What is a Multiprocessor Computer? 244	

	7.3	Motivation for multiprocessing, 240	
		7.3.1 Throughput, 246	
		7.3.2 Reliability and Availability, 249	
		7.3.3 Flexibility, 250	
		7.3.4 VLSI Revolution, 251	
		7.3.5 Software Is Still a Problem, 251	
	7.4	Multiprocessor Architectures on the Multibus Structure,	
		251	
		7.4.1 A Simple Multiprocessor Architecture, 253	
		7.4.2 A Cached Memory Architecture, 253	
		7.4.3 A Functional Partitioned Multiprocessor Architecture, 257	
	7.5	System Bus Requirements for Multiprocessor Systems, 261	
		7.5.1 Shared System Resources, 261	
		7.5.2 An Interprocessor Signaling Mechanism, 261	
		7.5.3 An Efficient Bus-Arbitration Scheme, 262	
	7.6	Three Multiprocessor Implementations, 262	÷
		7.6.1 Single Time-Sharing Bus System, 263	
		7.6.2 Single Time-Sharing Bus System with Cache, 266	
		7.6.3 Functionally Partitioned Single Time-Sharing Bus System,	
		269	
	7.7	Summary, 271	
		References, 272	
	8	MULTICOMPUTING WITH MICROPROCESSORS	273
	8.1	Definition of a Multicomputing System, 273	
	8.2	Motivation for Multicomputing, 277	
		8.2.1 Increased Throughput and Reduced Response Time, 278	
		8.2.2 Module Design and Design Simplicity, 280	
		8.2.3 Flexibility and Modular Expansion, 282	
		8.2.4 Incorporating New VLSI Quickly with Standard Interfaces,	
		282	
	8.3	Multicomputing Architectures with the Multibus Family, 283	
		8.3.1 How to Use a System Bus in a Multicomputing Architecture, 286	
	8.4	A Simple Multicomputing System Example, 288	
		8.4.1 Designing the System, 289	
		8.4.2 Adding High Speed I/O, 295	
	8.5	Summary, 297	
		References 298	
PART 3	MUL	TIBUS FAMILY APPLICATIONS	299
	9	SYSTEM DESIGN GUIDELINES	301
	9.1	Building Multibus-Based Systems, 301	

9.1.1 Bus Arbitration Techniques, 302

9.1.2 Memory Configuration and Addressing, 309

	9.1.3	Interrupt Configuration, 313	
	9.1.4	Time-Out, 314	
	9.1.5	Bus Clocks, 315	
	9.1.6	Levels of Compliance, 315	
	9.1.7	Mechanical Considerations, 316	
9.2	Buildi	ing Systems with ISBX Multimodules, 319	
	9.2.1	Addressing, 319	•
	9.2.2	Interrupts, 320	
	9.2.3	DMA, 320	
	9.2.4	Levels of Compliance, 320	•
	9.2.5	Mechanical Considerations, 321	
9.3	Buildi	ing Systems with the Multichannel Bus, 322	
	9.3.1	Device Considerations, 323	
	9.3.2	Cable and Termination Considerations, 326	
	9.3.3	Levels of Compliance, 329	
9.4	Bulldi	ing Systems with the ILBX Bus, 331	
	9.4.1	Address Space, 332	
	9.4.2	Secondary Master, 332	
	9.4.3	Acknowledge Timing, 333	
	9.4.4	Levels of Compliance, 334	
	9.4.5	Mechanical Considerations, 335	
9.5	Redu	cing Multibus System Noise, 336	
	9.5.1	Signal-to-Signal Coupling, 337	
	9.5.2	Ground Shifts, 339	
	9.5.3	Signal Ringing, 341	
	9.5.4	Noise Reduction Summary, 342	
9.6	Syste	m Configuration Example, 343	
10	BOAR	D DESIGN GUIDELINES	349
10.1	Gene	rai Design Guidelines, 349	010
		Electrical Considerations, 349	
	10.1.2	Thermal Considerations, 352	
	10.1.3		
10.2	Gene	rai Bus interface Design Guidelines, 356	
		Multibus Master Interface, 356	
		Multibus Slave Interface, 364	
	10.2.3	iSBX Multimodule Interface, 373	
	10.2.4	iLBX Master Interface, 376	
	10.2.5	iLBX Slave Interface, 382	
	10.2.6	Multichannel Master Interface, 385	
	10.2.7		
10.3	Speci	al interface Guidelines, 394	
	10.3.1	-•	
	10.3.2	Interprocessor Communication Port, 398	
	10.3.3		
	10.3.4		

CONTENTS XI

10.5	Summary, 414	
	References, 414	
APPEI	NDIX: LIST OF ABBREVIATIONS	41
INDEX	(. 41
		•

Multibus System Bus Backplane Design, 405 10.4.1 Backplane Layout Considerations, 405 10.4.2 Parallel-Priority Arbitration Examples, 408

10.4

PART 1

The Multibus Family of Bus Structures

Introduction

This chapter provides a basic framework for evaluating microprocessor system buses and offers a little history of some of the most popular of such buses: the Multibus/IEEE-796 system bus and its extensions: the iSBX bus, the iLBX bus, and the Multichannel bus. Basic system architectures of the Multibus/IEEE-796 family will also be defined.

1.1 OBJECTIVES AND GOALS OF MICROPROCESSOR-BASED SYSTEM BUSES

The system bus is the foundation of any computer system; it will influence the flexibility, cost, performance, and reliability of the system for its entire operating life. Advances in very large scale integration (VLSI) technology result in increased system complexity. The system bus, as a result, is recognized as the primary architectural resource, and it can frequently be the limiting factor in performance, reliability, and modularity. The most basic portion of a system bus is the bus structure, which defines all the signals and how the various system components interact with each other. These signals run along the backplane, where they can be supplied to the interface modules. A typical bus structure defines the word length, data types, and address length, as well as data transfer protocols such as memory reads, input-output (I/O) writes, and direct memory accesses (DMA). It will also specify some type of intermodule signaling such as interrupts, as well as a protocol to exchange control of the bus to various bus modules.

¹Multibus, iSBX, iLBX, and Multichannel are trademarks of Intel Corporation, Santa Clara, California.

1.1.1 Do You Need a System Bus?

Not all users need a bus-oriented system. Such a system is generally more flexible, easier to upgrade, and easier to implement, but it is more expensive, module for module, than a specialized system. This expense is due to the greater component count required to meet the bus interface specification. Typically, a bus specification requires that each signal line be buffered. That can result in excess drive capacity, since most system designs use only a small fraction of the allowable receivers permitted on a signal. The buffers also require additional area on the board and increase power consumption. The additional parts increase the component cost, assembly time, and test time, which results in increased manufacturing cost.

In applications with lesser volume it will generally be found that the added cost of using standard bus design methodologies will be favorably offset by lower development costs during the shorter development time. In many instances, complete systems can be configured with off-the-shelf board-level products. In applications in which some custom design is required, standard bus design methodology is still applicable. The system design can be divided into two parts: the custom boards and the standard boards. The customized portion of the system can be completed with less expenditure of time and money because the system bus interface is already designed. The entire system development cost is lower because part of the system uses standard products. Busoriented systems also have a greater degree of configuration flexibility because different modules can be mixed and matched to produce a particular product or version. Products can easily be configured to meet the exact need of the end user.

Another important aspect of using standard bus-oriented systems is the ability to buffer a system design from the rapid technological changes in VLSI components. If a design needs more speed, it can be upgraded by plugging in a new bus-compatible module that uses a faster microprocessor or faster memory. Even using new technology such as converting a current design which used an 8-bit microprocessor to a 16-bit microprocessor would be permitted if the module met the bus interface requirements.

In summary, in applications that have very high volume, such as terminals or low-cost test equipment, it will be found that the use of a standard bus system adds undesirable cost to the end product. Systems that are dominated by manufacturing costs and do not need a great deal of configuration flexibility should use specialized configurations to avoid the costs of unnecessary parts and interconnections. On the other hand, systems that are dominated by development costs or need configuration flexibility should use a system bus scheme.

1.2 PICKING YOUR MULTIBUS FAMILY STRUCTURES

The Multibus system bus is a commercial quality bus for use in microprocessor-based systems. Some Multibus boards are shown in Fig. 1-1. The Multibus struc-