


微型计算机 Apple II 的电路分析 (附图)

THE APPLE II CIRCUIT DESCRIPTION



四川科学技术出版社




Fig. 2-3. RAM write-cycle path. 图 2-3 RAM 写周期的路线





Fig. 2-5. Keyboard read-cycle path. 图 2-5 键盘读周期的路线



* 64 OUT OF 65 LDPS CYCLES ARE 978 ns LONG, THE 65TH LDPS CYCLE IS 1117 ns LONG.
 65个LDPS周期中的64个为978ns宽，第65个LDPS周期为1117ns宽
 Fig. 3-4. Horizontal timing. 图 3-4 水平时间关系




FIG. 4-1. Vertical timing. 图4-1 垂直时间关系

THESE 3 TIME INTERVALS ARE SHOWN EXPANDED IN FIG. 4-2

这三个时间间隔放大后示于图4-2

VERTICAL BLANKING
垂直消隐
VERTICAL SYNC PULSE
垂直同步脉冲




图 4-2 垂直同步间隔图




Fig. 5-7. Video mapping. 图 5-7 视频映射




Fig. 5-8. Video address signals. 图 5-8 视频地址信号




Fig. 6-16. 6502 wrap loop. 图6-16 6502的小数循环

注: KEY - KEYBOARD DATA 键盘数据
 RD - READ 读
 WR - WRITE 写
 ALL ADDRESSES SHOWN IN HEX 所有地址均用16进制表示




Fig. 8-26. Text mode timing diagram. 图 8-26 正文模式时间关系图




Fig. 8-28. HIRES-mode timing diagram. 图 8-28 HIRES 模式时间关系图




Fig. 8-34. Mixed LORES and text. ■ 8-34 LORES 和正文的混合