





东芝系列

TOSHIBA

家用录像机 实用维修资料

本书编写组 编



家用录像机实用维修资料一

东芝系列

本书编写组 编

中国广播电视出版社

编 者 的 话

随着我国四化建设和人民生活水平的提高,录像机已广泛地应用于各个领域,并已迅速普及到家庭,为满足广大用户、维修工作人员和声像工程技术人员的需要,我们汇编了目前国内流行的《家用录像机实用维修资料》,东芝系列分册收集了DY-90D/DC、DV-98C、V93D/DC、V-94C、V-800SCSD/SE、VCP-B1D/CZ/DC/HG型六种较新的机型。每种机型都有:方框图、电路原理图、印刷电路板图、配线图以及机械零件分解图等。此外还介绍了典型机的维修调试。是一本实用性较强的维修工具书。

由于编辑水平有限,难免有遗误和不妥之处,请广大读者指正。

家用录像机实用维修资料—东芝系列

本书编写组 编

中国广播电视出版社出版

(北京复外广播电影电视部灰楼 邮政编码100866)

新华书店总店北京发行所经销

789×1092毫米 8开 16.25印张

1991年8月第1版 1991年8月第1次印刷

印数: 1—4800册 定价: 10.80元

ISBN 7-5043-0909-5/TN·102


目 录

1. DV-90D/DC型、V-93D/DC型、V-94C型、DV-98C型录像机 1 - 42
2. V-800SC/SD/SE型录像机 43 - 68
3. VCP-BID/CZ/DC/HG型录像机 69 - 88
4. DV-90D/DC、V-93D/DC、V-94C、DV-98C型录像机的
维修调试 89 - 111


东芝 DV - 90 D / D C、DV - 98 C
V - 93 D / D C、V - 94 C 型
录像机

Power Supply Circuit 电源供电电路

U802 CONVERTER 转换器




U803 REGULATOR 调压器




	Q810			Q811			Q812			Q813			Q816			Q817			Q818			Q819			Q820		
	①	②	③	E	C	B	E	C	B	E	C	B	①	②	③	E	C	B	E	C	B	E	C	B	E	C	B
OFF	15.5	12.0	0	0	12.7	0	12.0	0	12.0	0	12.0	0	12.0	9.0	0	9.0	0	9.0	0	9.0	0	15.5	15.5	14.9	0	0	2.0
EE	15.0	12.0	0	9.0	11.6	9.6	12.0	12.0	0	0	0	3.8	12.0	9.0	0	9.0	9.0	8.4	0	0	3.8	15.0	15.0	14.4	0	0	2.0
PLAY	14.8	12.0	0	9.0	11.5	9.6	12.0	12.0	0	0	0	3.8	12.0	9.0	0	9.0	9.0	8.4	0	0	3.8	14.8	0	14.8	0	0	0
REC	14.5	12.0	0	9.0	11.3	9.6	12.0	12.0	0	0	0	3.8	12.0	9.0	0	9.0	9.0	8.4	0	0	3.8	14.5	0	14.5	0	0	0

PIF Block Diagram

PIF 方框图



PIF Circuit (DV-90D, V-93D) PIF 电路



V: 0.1V/div.
H: 20ms/div.





V: 0.5V/div.
H: 20μs/div.




V: 5mV/div.
H: 0.1μs/div.

U002 PIF, SELECTOR

V: REC or EE MODE



V: 0.2V/div.
H: 20μs/div.



V: 0.5V/div.
H: 1ms/div.

AFC DETECT		(V)					
SYMBOL	Q003	Q004		Q005		Q006	
MODE	TERMINAL	E	C	B	E	C	B
Q003 PIF IS	36	0	4.4	0	5	0	
Q003 PIF IS	0.9	0.6	0.4	0	0	0.6	

VIDEO AUDIO MUTE		(V)					
SYMBOL	Q010	Q011		Q012		Q013	
MODE	TERMINAL	E	C	B	E	C	B
MUTE OFF	0	2.0	0	0	0	2.7	
MUTE ON	0	0.2	0	0	0	1.4	

PIF ON/OFF		(V)					
SYMBOL	Q008	Q009		Q010		Q011	
MODE	TERMINAL	E	C	B	E	C	B
PIF ON	0	0	2.9	9.0	9.0	8.3	
PIF OFF	0	0	0	0	0	0	

VIDEO AUDIO MUTE		(V)					
SYMBOL	Q001	Q002		Q003		Q004	
MODE	TERMINAL	E	C	B	E	C	B
MUTE OFF	0	0	2.9	9.0	9.0	8.3	
MUTE ON	0	0	0	0	0	0	

1

2

3

4

5

6

7

8

9

10

8-5. PIF Circuit (DV-90DC, V-93DC) PIF 电路

A



V: 0.1V/div.
H: 20ms/div.



V: 0.5V/div.
H: 20μs/div.



V: 5mV/div.
H: 0.1μs/div.

B

C

D



E

F


G

U002 PIF, SELECTOR

V: PLAY MODE



V: 0.2V/div.
H: 20μs/div.



V: 0.5V/div.
H: 1ms/div.

AFC DETECT		IV					
SYMBOL	0003	0004					
MODE	TERMINAL	E	C	B	E	C	B
MODE	0003 PIN 16	3.6	0	4.4	0	5	0
MODE	0003 PIN 16	0.9	0.6	0.4	0	0	0.6

VIDEO AUDIO MUTE		IV					
SYMBOL	0010	0011					
MODE	TERMINAL	E	C	B	E	C	B
MUTE OFF	0	2.0	0	0	0	2.7	
MUTE ON	0	0.2	0	0	0	1.4	

PIF ON / OFF		IV					
SYMBOL	0A08	0A11					
MODE	TERMINAL	E	C	B	E	C	B
PIF ON	0	0	2.9	9.0	9.0	8.3	
PIF OFF	0	0	0	0	0	0	

VIDEO AUDIO MUTE		(V)
SYMBOL	1GAD1	
TERMINAL	PIN 3	PIN 4
MODE	(VIDEO MUTE)	(AUDIO MUTE)
MUTE OFF	L101	L101
MUTE ON	N1271	N1221

1

2

3

4

5

6

7

8

9

10

计时器, 显示, 逻辑控制开关电路

9-3. Timer, Display, Logic Control Switch Circuit

A

B


C

D


E

F


G



显示元件特性




GX01 FIP14GM6




DISPLAY PATTERN

GRID	G14	G13	G12	G11	G10	G9	G8	G7	G6	G5	G4	G3	G2	G1
SEGMENT	PM	a	a	(UP)	a	a	PM	a	a	(UP)	a	a	a	a
b	TV.STL	b	b	(DOWN)	b	b	M	b	b	(DOWN)	b	b	b	b
c	ON	c	c	/	c	c	LP	c	c	/	c	c	c	c
d	AM	d	d	/	d	d	AM	d	d	/	d	d	d	d
e	II	e	e	/	e	e	/	e	e	/	e	e	e	e
f	III	f	f	/	f	f	/	f	f	/	f	f	f	f
g	ON	g	g	/	g	g	OFF	g	g	(R)	g	g	g	g
h	SU	MO	TU	WE	TH	FR	SA	◀	◀	(U)	▶	▶	LINE	CATV
i	WEEKLY	VPS	1	2	3	4	REC	/	/	/	/	/	VTR	/




Display tube timing chart (Ex. 12:34 30ch)

Stands for output for key scanning and is developed at every two grid outputs.




* The time chart shows outputs for the display tube only and outputs for the key scanning are omitted.



* The time chart shows outputs for the key scanning only and outputs for the display tube only are omitted.

逻辑方框图

10-1. Logic Block Diagram (DV-90D/DC, DV-98C)



1

2

3

4

5

6

7

8

9

10

Logic Circuit (DV-90D/DC, DV-98C)

逻辑电路

V: 1V/div.
H: 0.1μs/div.V: 1V/div.
H: 0.1μs/div.V: 2V/div.
H: 5ms/div.V: 2V/div.
H: 2ms/div.V: 2V/div.
H: 5ms/div.V: 50mV/div.
H: 5ms/div.U104
SUPPLY REEL SENSORV: 50mV/div.
H: 5ms/div.U106
CAM SWITCHU105
TAKE UP REEL SENSOR


U202 LOGIC

U108
LOADING MOTOR RELAY

U102 F/L (L)

U103 F/L (R)

Logic Block Diagram (V-93D/DC, V-94C)



1

2

3

4

5

6

7

8

9

10

Logic Circuit (V-93D/DC, V-94C)

逻辑电路

U202 LOGIC

U108
LOADING MOTOR RELAY

U102 F/L(L)

U103 F/L(R)

U104
SUPPLY REEL SENSORU106
CAM SWITCHU105
TAKE UP REEL SENSOR