

HIDEAKI TSUCHIYA | YOSHINARI KAMAKURA

# **Carrier Transport** in Nanoscale

**MOS** Transistors



WILEY

### CARRIER TRANSPORT IN NANOSCALE MOS TRANSISTORS

Hideaki Tsuchiya

Yoshinari Kamakura





This edition first published 2016 © 2016 John Wiley & Sons Singapore Pte. Ltd

Registered Office

John Wiley & Sons Singapore Pte. Ltd., 1 Fusionopolis Walk, #07-01 Solaris South Tower, Singapore 138628.

For details of our global editorial offices, for customer services and for information about how to apply for permission to reuse the copyright material in this book please see our website at www.wiley.com.

All Rights Reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, scanning, or otherwise, except as expressly permitted by law, without either the prior written permission of the Publisher, or authorization through payment of the appropriate photocopy fee to the Copyright Clearance Center. Requests for permission should be addressed to the Publisher, John Wiley & Sons Singapore Pte. Ltd., I Fusionopolis Walk, #07-01 Solaris South Tower, Singapore 138628, tel: 65-66438000, fax: 65-66438008, email: enquiry@wiley.com.

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic books.

Designations used by companies to distinguish their products are often claimed as trademarks. All brand names and product names used in this book are trade names, service marks, trademarks or registered trademarks of their respective owners. The Publisher is not associated with any product or vendor mentioned in this book. This publication is designed to provide accurate and authoritative information in regard to the subject matter covered. It is sold on the understanding that the Publisher is not engaged in rendering professional services. If professional advice or other expert assistance is required, the services of a competent professional should be sought.

Limit of Liability/Disclaimer of Warranty: While the publisher and author have used their best efforts in preparing this book, they make no representations or warranties with respect to the accuracy or completeness of the contents of this book and specifically disclaim any implied warranties of merchantability or fitness for a particular purpose. It is sold on the understanding that the publisher is not engaged in rendering professional services and neither the publisher nor the author shall be liable for damages arising herefrom. If professional advice or other expert assistance is required, the services of a competent professional should be sought.

Library of Congress Cataloging-in-Publication data applied for

ISBN: 9781118871669

A catalogue record for this book is available from the British Library.

Set in 10/12pt Times by SPi Global, Pondicherry, India

Printed and bound in Singapore by Markono Print Media Pte Ltd

1 2016

## CARRIER TRANSPORT IN NANOSCALE MOS TRANSISTORS

#### Preface

The device scaling concept, which can lead to increase in both switching speed and integrated density of MOSFETs with reasonable power consumption, has been the main guiding principle of the integrated device engineering over the past 40 years. It has been recognized, however, that conventional device scaling has confronted difficulties below the sub-100nm regime, owing to several physical and essential limitations directly related to device miniaturization. As a consequence, new device technologies to overcome these difficulties are highly required. A group of these new device technologies, called technology boosters, include high-*k* gate stack technologies, high carrier mobility channels, ultrathin-body structures, multigate structures, metal source/drain, and novel operating principles. The basic purpose of these technologies are to boost or improve specific device parameters, such as carrier velocity, gate leakage current, short-channel effects, subthreshold slope, and so on.

Given the large number of technology options mentioned above, physically based device simulations will play an important role in developing the most promising strategies for forth-coming nanometer era. In particular, most of the device architecture and material options are expected to affect the performance of MOSFETs through the band structure, the electrostatics and the scattering rates of carriers in the channel region. Therefore, microscopic or atomistic modeling is necessary to obtain a physical insight and to develop a quantitative description of the carrier transport in ultrascaled MOSFETs. In this context, this book aims to offer a thorough explanation of carrier transport modeling of nanoscale MOSFETs, covering topics from the atomistic band structure calculation to the most recent challenges targeting beyond the end of the International Technology Roadmap for Semiconductors (ITRS). We also focus on the roles of phonon transport in ultrascaled MOSFETs, which are getting a lot more attention lately as major thermal management challenges on the LSI chip.

As for the modeling methodology, we have highlighted the multi-subband Monte Carlo method because of some distinct advantages compared to other methods. Specifically, it provides us with the ability to explore all transport regimes, including diffusive, quasi-ballistic and even quantum transport (by applying a Wigner Monte Carlo technique) regimes, and also introduces new scattering mechanisms without increasing its computational resources. The physical interpretation of calculated results is intuitively comprehensible, owing to its particle description of the carrier transport. The dynamical equation of the Wigner function

x Preface

(i.e. the Wigner transport equation) is very similar to the Boltzmann transport equation, except in the influence of the potential whose rapid space variations generate quantum mechanical effects. Furthermore, it coincides with the non-equilibrium Green's function formalism under a ballistic transport. We have illustrated the details of the Wigner Monte Carlo technique and its application to the quantum transport analysis of III-V MOSFETs in this book.

To go beyond the end of the ITRS roadmap, several alternative or innovative devices are being investigated, such as nanowires, carbon nanotubes, graphenes and tunnel-FETs. We have dealt with nanowires and some atomic layer 2-D materials related to graphene, and have discussed their performance potentials by comparisons with those of competitive MOSFETs composed of Si and III-V compound semiconductors.

This book was written for graduate students, engineers and scientists who are engaged in work on nanoscale electronic devices, and was designed to provide a deeper understanding of physical aspects of carrier transport in real electronic devices. Familiarity with quantum mechanics, basic semiconductor physics and electronics is assumed. After working through this book, students should be prepared to follow current device research, and to actively participate in developing future devices.

Hideaki Tsuchiya Yoshinari Kamakura

#### Acknowledgements

The authors would like to warmly thank several colleagues of the Nanostructure Electronics Laboratory at Kobe University and the Integrated Functional Devices Laboratory at Osaka University. In particular, we wish to thank Tanroku Miyoshi, Matsuto Ogawa, Satofumi Souma, and Kenji Sasaoka, all at Kobe University (Japan), and to thank Nobuya Mori at Osaka University (Japan), Shigeyasu Uno at Ritsumeikan University (Japan), Masashi Uematsu and Kohei Itho at Keio University (Japan), all of whom are members of the joint research project of JST/CREST. We also wish to thank Gennady Mil'nikov, Hideki Minari, Yoshihiro Yamada, Shunsuke Koba, Kentaro Kukita, Indra Nur Adissilo, and Shiro Kaneko, together with many students who spent time in our laboratories.

The authors are also indebted to several people for their encouragement and support in writing this book and/or their kind comments and suggestions in the course of our work. In particular, we wish to thank Karl Hess and Umberto Ravaioli at University of Illinois at Urbana-Champaign (USA), Shin'ichi Takagi, Toshiro Hiramoto and Akira Toriumi at University of Tokyo (Japan), Ken Uchida at Keio University (Japan), Philippe Dollfus at University of Paris-Sud, Orsay (France), Kenji Natori at Tokyo Institute of Technology (Japan), Takanobu Watanabe at Waseda University (Japan), Nobuyuki Sano at University of Tsukuba (Japan), David K. Ferry at Arizona State University (USA), Tomislav Suligoj at University of Zagreb (Croatia), David Esseni at University of Udine (Italy), Ming-Jer Chen at National Chiao Tung University (Taiwan), and Björn Fischer at Infinion Technology (Germany). Finally, H.T. is especially thankful to my parents, Shiro and Satsuki, who encouraged me to undertake writing this book during the hospitalization for my anti-cancer drug treatment at Japanese Red Cross Kobe Hospital, and took care of my two sons, Seiji and Satoshi. H.T. dedicates this book to my late wife, Naomi, with love.

### Contents

Pr	eface			13
Ac	knov	vledgen	nents	X
1	Emerging Technologies			1
	1.1	Moore	e's Law and the Power Crisis	1
	1.2	Novel	Device Architectures	2
	1.3	High I	Mobility Channel Materials	5
	1.4	Two-I	Dimensional (2-D) Materials	7
	1.5	Atomi	istic Modeling	8
	Refe	erences		9
2	First-principles Calculations for Si Nanostructures			12
	2.1	Band	Structure Calculations	12
		2.1.1	Si Ultrathin-body Structures	12
		2.1.2	Si Nanowires	17
		2.1.3	Strain Effects on Band Structures: From Bulk to Nanowire	20
	2.2	Tunne	eling Current Calculations Through Si/SiO,/Si Structures	31
		2.2.1	Atomic Models of Si (001)/SiO,/Si (001) Structures	32
		2.2.2	Current-voltage Characteristics	33
		2.2.3	SiO, Thickness Dependences	35
	References		38	
3	Quasi-ballistic Transport in Si Nanoscale MOSFETs			
	3.1	A Pic	ture of Quasi-ballistic Transport Simulated using	
	Quantum-corrected Monte Carlo Simulation		4	
		3.1.1	Device Structure and Simulation Method	42
		3.1.2	Scattering Rates for 3-D Electron Gas	44
		3.1.3	Ballistic Transport Limit	46
			Quasi-ballistic Transport	5(
			Role of Flastic and Inelastic Phonon Scattering	5

	3.2	Multi-	sub-band Monte Carlo Simulation Considering Quantum	
		Confir	nement in Inversion Layers	55
		3.2.1	Scattering Rates for 2-D Electron Gas	56
			Increase in D <sub>uc</sub> for SOI MOSFETs	58
		3.2.3	Simulated Electron Mobilities in Bulk Si and SOI MOSFETs	59
		3.2.4	Electrical Characteristics of Si DG-MOSFETs	61
	3.3	Extrac	ction of Quasi-ballistic Transport Parameters in Si DG-MOSFETs	64
		3.3.1	Backscattering Coefficient	64
		3.3.2	Current Drive	66
		3.3.3	Gate and Drain Bias Dependences	67
	3.4	Quasi-	-ballistic Transport in Si Junctionless Transistors	69
		3.4.1	Device Structure and Simulation Conditions	70
		3.4.2	Influence of SR Scattering	71
		3.4.3	Influence of II Scattering	74
		3.4.4	Backscattering Coefficient	75
	3.5	Quasi-	-ballistic Transport in GAA-Si Nanowire MOSFETs	76
		3.5.1	Device Structure and 3DMSB-MC Method	76
			Scattering Rates for 1-D Electron Gas	77
		3.5.3	I <sub>D</sub> - V <sub>G</sub> Characteristics and Backscattering Coefficient	79
	Refe	erences		81
4	Phonon Transport in Si Nanostructures			85
	4.1	Monte	e Carlo Simulation Method	87
		4.1.1	Phonon Dispersion Model	87
		4.1.2	Particle Simulation of Phonon Transport	88
		4.1.3	Free Flight and Scattering	89
	4.2	Simul	ation of Thermal Conductivity	91
			Thermal Conductivity of Bulk Silicon	91
		4.2.2	Thermal Conductivity of Silicon Thin Films	94
			Thermal conductivity of silicon nanowires	98
			Discussion on Boundary Scattering Effect	100
	4.3	Simul	ation of Heat Conduction in Devices	102
			Simulation Method	102
			Simple 1-D Structure	103
			FinFET Structure	106
	Refe	erences		109
5	Car	rier Tr	ansport in High-mobility MOSFETs	112
	5.1	Quant	tum-corrected MC Simulation of High-mobility MOSFETs	112
		5.1.1	Device Structure and Band Structures of Materials	112
		5.1.2	Band Parameters of Si, Ge, and III-V Semiconductors	114
		5.1.3		115
		5.1.4	Advantage of UTB Structure	116
		5.1.5	Drive Current of III-V, Ge and Si n-MOSFETs	119
	5.2	Sourc	e-drain Direct Tunneling in Ultrascaled MOSFETs	124

vii

	5.3	Wigner Monte Carlo (WMC) Method	125		
		5.3.1 Wigner Transport Formalism	126		
		5.3.2 Relation with Quantum-corrected MC Method	129		
		5.3.3 WMC Algorithm	131		
		5.3.4 Description of Higher-order Quantized Subbands	133		
		5.3.5 Application to Resonant-tunneling Diode	133		
	5.4	Quantum Transport Simulation of III-V n-MOSFETs with			
		Multi-subband WMC (MSB-WMC) Method	138		
		5.4.1 Device Structure	138		
		5.4.2 POP Scattering Rate for 2-D Electron Gas	139		
		5.4.3 $I_D - V_G$ Characteristics for InGaAs DG-MOSFETs	139		
		5.4.4 Channel Length Dependence of SDT Leakage Current	143		
		5.4.5 Effective Mass Dependence of Subthreshold Current Properties	144		
	Refe	erences	147		
6	Ato	nistic Simulations of Si, Ge and III-V Nanowire MOSFETs	151		
	6.1	Phonon-limited Electron Mobility in Si Nanowires	151		
		6.1.1 Band Structure Calculations	152		
		6.1.2 Electron-phonon Interaction	161		
		6.1.3 Electron Mobility	162		
	6.2	Comparison of Phonon-limited Electron Mobilities			
	between Si and Ge nanowires				
	6.3	Ballistic Performances of Si and InAs Nanowire MOSFETs	173		
		6.3.1 Band Structures	174		
		6.3.2 Top-of-the-barrier Model	174		
		6.3.3 $I_D - V_G$ Characteristics	177		
		6.3.4 Quantum Capacitances	178		
		6.3.5 Power-delay-product	179 181		
	6.4 Ballistic Performances of InSb, InAs, and GaSb Nanowire MOSFETs				
		6.4.1 Band Structures	182		
		6.4.2 $I_D - V_G$ Characteristics	182		
		6.4.3 Power-delay-product	186		
	Appendix A: Atomistic Poisson Equation				
	App	endix B: Analytical Expressions of Electron-phonon			
		Interaction Hamiltonian Matrices	188		
	Refe	erences	189		
7	2-D	Materials and Devices	191		
	7.1	2-D Materials	191		
		7.1.1 Fundamental Properties of Graphene, Silicene and Germanene	192		
		7.1.2 Features of 2-D Materials as an FET Channel	197		
	7.2	Graphene Nanostructures with a Bandgap	198		
		7.2.1 Armchair-edged Graphene Nanoribbons (A-GNRs)	199		
		7.2.2 Relaxation Effects of Edge Atoms	203		
		7.2.3 Electrical Properties of A-GNR-FETs Under Ballistic Transport	205		

774	Rilayer Graphenes (RIGs)	209
		214
		211
		215
		217
		219
		221
		222
		222
		223
		223
	D U	224
		225
		226
		228
		229
		229
		231
		401
7.0.7		232
765		234
		236
		237
		238
		240
		240
	Density-of-states for Carriers in Graphene	
Ciclices		242
		247
	7.2.5 Influe BLG a 7.3.1 7.3.2 Silicer 7.4.1 7.4.2 Ballist 7.5.1 7.5.2 7.5.3 7.5.4 Electr 7.6.1 7.6.2 7.6.3 7.6.4 7.6.5 Germa 7.7.1 7.7.2 7.7.3	BLG and A-GNR-MOSFETs  7.3.1 Small Bandgap Regime  7.3.2 Large Bandgap Regime  Silicene, Germanene and Graphene Nanoribbons  7.4.1 Bandgap vs Ribbon Width  7.4.2 Comparison of Band Structures  Ballistic MOSFETs with Silicene, Germanene and Graphene nanoribbons  7.5.1 I <sub>D</sub> - V <sub>G</sub> Characteristics  7.5.2 Quantum Capacitances  7.5.3 Channel Charge Density and Average Electron Velocity  7.5.4 Source-drain Direct Tunneling (SDT)  Electron Mobility Calculation for Graphene on Substrates  7.6.1 Band Structure  7.6.2 Scattering Mechanisms  7.6.3 Carrier Degeneracy  7.6.4 Electron Mobility Considering Surface Optical Phonon  Scattering of Substrates  7.6.5 Electron Mobility Considering Charged Impurity Scattering  Germanane MOSFETs  7.7.1 Atomic Model for Germanane Nanoribbon Structure  7.7.2 Band Structure and Electron Effective Mass  7.7.3 Electron Mobility  pendix A: Density-of-states for Carriers in Graphene

### **Emerging Technologies**

#### 1.1 Moore's Law and the Power Crisis

Figure 1.1 shows the famous Moore's law for a metal-oxide-semiconductor field-effect transistor (MOSFET) integrated in an electronic logic circuit, which illustrates the annual variations in the number of transistors and in transistor size in a simple way. Since large-scale integrated (LSI) circuit technology was invented in the 1960s, the progress of miniaturization techniques based on scaling law has achieved significant advancement in the electronics industry, up to the present date. However, from the year around 2005, the increase in power consumption of LSI circuits has become a major problem. To succeed in the scaling law, not only the geometrical dimensions of MOSFET, a basic building block of LSI circuit, but also their power supply voltage, are required to be scaled down simultaneously. However, the power supply voltage has ceased to fall, at around 1V after 2005. There are various reasons for this – for example: to suppress characteristic variability among hundreds of millions of integrated MOSFETs; to cut wasteful power consumption in the off-state; to maintain high-speed performance, and so on. Consequently, LSI consumption power or, in terms of global influence, the total electrical power consumed by IT devices and systems all over the world, increases rapidly year by year.

The power consumption of a MOSFET is expressed by:

$$P = f C_{\text{load}} V_{\text{dd}}^2 + I_{\text{off}} V_{\text{dd}}$$
 (1.1)

where f,  $C_{\rm load}$ ,  $V_{\rm dd}$  and  $I_{\rm off}$  represent the operating frequency, the load capacitance, the power-supply voltage, and the off-current, respectively. The first term on the right-hand side of Equation (1.1) corresponds to the power required to charge and discharge a MOS capacitor, (i.e., a consumed power at on-state), and the second term, consumed power at off-state. The ceasing to fall of  $V_{\rm dd}$ , as mentioned above, has mainly induced the increase in consumed power at on-state. On the other hand, owing to the drain-induced barrier lowering (DIBL)





Figure 1.1 Moore's law for a MOSFET integrated in a LSI.



**Figure 1.2** Influences of DIBL on  $I_D - V_G$  characteristics. DIBL degrades the subthreshold slope (SS) and then causes an exponential  $I_{or}$  increase.

phenomenon, which is caused by reduction of the gate electrostatic control over the channel with decreasing the channel length,  $I_{\rm off}$  is beginning to increase exponentially, as shown in Figure 1.2. This leads to a drastic increase in consumed power at off-state – which, for instance, decreases the battery life of mobile devices such as smartphones and wearable appliances.

#### 1.2 Novel Device Architectures

To reduce the off-state power consumption, novel structure MOSFETs that possess better gate electrostatic control to suppress DIBL have received a lot of attention [1.1]. The representative new device structures are shown in Figure 1.3. In 2012, the Intel Corporation released an announcement stating that they were starting to manufacture central processing units (CPUs)




Figure 1.3 Representative new device structures. (a) ultrathin-body (UTB) silicon-on-insulator (SOI) structure; (b) double-gate (DG) structure; (c) Fin or trigate structure; and (d) gate-all-around (GAA) nanowire structure.

constructed from FinFETs [1.2]. This was a landmark in the electronic industry, because a three-dimensional transistor has been commercialized for the first time since the planar type MOS transistor was invented in 1960. A GAA nanowire MOSFET, shown in Figure 1.3(d), is considered one of the ultimate structures of FinFETs and, therefore, globally active and competitive research has been promoted.

As seen in Figure 1.3, these new structure MOSFETs have an ultrathin Si channel sand-wiched in between gate oxides or insulators of substrate. In particular, Si channels in FinFET and GAA nanowire MOSFET are completely surrounded by oxides. As a result, the Si channel thickness  $T_{\rm Si}$  fluctuates along a transport direction in atomic scale, as shown in Figure 1.4.

When  $T_{\rm Si}$  is thinner than a spatial extent of carrier's wave function, the  $T_{\rm Si}$  fluctuation produces spatial fluctuation of quantized sub-band along the transport direction, and thus leads to an additional scattering source for carriers. Consequently, the carrier mobility may seriously decrease in nanometer-scaled new structure MOSFETs. The influence of the  $T_{\rm Si}$  fluctuation was first investigated by H. Sakaki *et al.* experimentally and theoretically for GaAs/AlAs quantum well structures [1.3]. They found that the electron mobility reduces in proportion to the sixth power of quantum well thickness, which shows that the interface fluctuation scattering is the dominant scattering mechanism in thin quantum well structures.

For SOI-MOSFETs, K. Uchida *et al.* experimentally demonstrated that the same channel thickness dependence as for Sakaki's result is obtained for  $T_{si}$ s less than 3 nm, as shown in





Figure 1.4 Spatial fluctuation of Si channel thickness along transport direction, which emerges in ultrathin Si films with a nanometer thickness.



**Figure 1.5**  $T_{si}$  dependence of electron mobility at 25 K [1.4].  $T_{si}^{6}$  dependence is clearly observed for  $T_{si}$ s less than 3 nm.

Figure 1.5 [1.4]. Therefore, there are growing concerns about the degradation of the on-state device performance in new structure MOSFETs with a nanometer channel thickness. However, the role of the  $T_{\rm Si}$  fluctuation under a quasi-ballistic transport, where scattering events inside the channel decrease to several times, has not yet been fully understood. To deeply understand it, we need to develop a device simulation technique considering quantum confinement and scattering effects at the atomic level. We will describe such a challenge in Chapter 3.

In addition to the scattering by the  $T_{\rm Si}$  fluctuation mentioned above, phonon scattering and impurity scattering also play an important role. In particular, intrinsic channels are likely adopted in novel structure MOSFETs and, thus, deep understanding of phonon scattering processes in ultrashort channel MOSFETs should be important. Carrier transport in this regime has been actively discussed in terms of the quasi-ballistic transport since K. Natori proposed the concept of ballistic MOSFET [1.5].

As for phonon scattering processes, interestingly, *inelastic phonon emission processes* can suppress carriers backscattering to the source and then promote ballistic transport, contrary to common sense, in the case of ultrashort-channel MOSFETs [1.6, 1.7]. This is considered to be

due to the fact that once a carrier has lost its kinetic energy by a few multiples of  $k_BT$  (about 60 meV for silicon) via inelastic phonon emission processes, the carrier has little chance of returning to the source, due to the potential bottleneck barrier, and is eventually absorbed into the drain; thus, the ballisticity improves. We will discuss this subject in detail in the first half of Chapter 3.

The continued scaling of transistor dimensions and integrated density is causing major thermal management challenges on the LSI chip [1.8]. In particular, the novel structure MOSFETs have Si channels surrounded by the gate oxides and insulators, which have a lower thermal conductivity than Si [1.9]. Therefore, thermal energies generated in a device via optical phonon emission are readily accumulated inside the device, which might lead to degradation of the device performance. In Chapter 4, we will discuss phonon transport in Si nanostructures, to examine such a heat generation problem qualitatively.

#### 1.3 High Mobility Channel Materials

The reduction of  $V_{\rm dd}$  is essential to decrease on-state power consumption. Higher mobility channel materials can increase the on-current because the carrier's velocity becomes higher at the same  $V_{\rm dd}$ , and thus they are expected to achieve equal or superior performance to Si MOSFETs under a lower  $V_{\rm dd}$  operation [1.10], as shown in Figure 1.6.

The effective masses and mobilities of representative semiconductors are summarized in Table 1.1. Compared to Si, Ge has both a higher electron mobility and a higher hole mobility, while III-V compound semiconductors, that is, InP and  $In_{0.53}Ga_{0.47}As$ , have a significantly higher electron mobility. One of the important reminders is that the solid solubility of donors in III-V semiconductors is limited to less than, or comparable to,  $2 \times 10^{19} \, \mathrm{cm}^{-3}$  [1.11]. Consequently, III-V MOSFETs generally exhibit a higher parasitic resistance in source and drain electrodes than Si MOSFETs do [1.12–1.15]. This also may lead to "source starvation" [1.12, 1.13], which cannot maintain a large flow of ballistic carriers heading in the channel, owing to the insufficient impurity scattering in the lightly doped source. We will discuss this subject in the first half of Chapter 5.

The higher mobilities of III-V semiconductors are mainly due to their lighter effective masses. But then, a lighter effective mass carrier has a larger tunneling probability through a




Figure 1.6 On-current increase due to high-mobility channel MOSFETs. They are expected to achieve a lower V<sub>tot</sub> operation than conventional Si MOSFETs.

Material		Si	Ge	InP	$In_{0.53}Ga_{0.47}As$	
electron	mass $m_e$ (m <sub>0</sub> )	0.19/0.98 (m/m <sub>i</sub> )	0.082/1.59 (m <sub>1</sub> /m <sub>1</sub> )	0.082	0.046	
	mobility (cm <sup>2</sup> /V·s)	1600	3900	5400	25 000	
hole	mass $m_{\rm hh}/m_{\rm lh}$ (m <sub>0</sub> )	0.49/0.16	0.28/0.044	0.45/0.12	0.51/0.22	
	mobility (cm <sup>2</sup> /V·s)	430	1900	200	450	

Table 1.1 Effective masses and mobilities of representative semiconductors.




Figure 1.7 (a) Tunneling probabilities calculated for Si and  $In_{0.53}Ga_{0.47}As$  through a single potential barrier and (b) schematic of source-drain direct tunneling (SDT) at off-state.

finite potential barrier. Figure 1.7(a) shows the tunneling probabilities calculated for Si and  $In_{0.53}Ga_{0.47}As$  through the potential barrier with 0.5 eV height and 6 nm width, which supposes an off-state of a sub-10 nm MOSFET. The effective masses were given as  $m^* = 0.19 \, m_0$  for Si and  $0.046 \, m_0$  for  $In_{0.53}Ga_{0.47}As$ .

It is found that  $In_{0.53}Ga_{0.47}As$  exhibits several orders of magnitude larger tunneling probability than Si. This phenomenon leads to a tunneling leakage current between source and drain electrodes at off-state, as shown in Figure 1.7(b). Therefore, this is called "source-drain direct tunneling (SDT)." SDT might be a major obstacle in downscaling III-V MOSFETs into the deca-nanometer or nanometer scale [1.16, 1.17]. We will discuss this subject in the second half of Chapter 5.