

MOS DEVICES FOR LOW-VOLTAGE AND AND AND AND AND AND AND AND APPLICATIONS

YASUHISA OMURA | ABHIJIT MALLIK | NAOTO MATSUO







MOS DEVICES FOR LOW-VOLTAGE AND LOW-ENERGY APPLICATIONS

Yasuhisa Omura

Kansai University, Japan

Abhijit Mallik

University of Calcutta, India

Naoto Matsuo

Hyogo Pref. University, Japan





This edition first published 2017 © 2017 John Wiley & Sons Singapore Pte. Ltd.

Registered Office

John Wiley & Sons Singapore Pte, Ltd., 1 Fusionopolis Walk, #07-01 Solaris South Tower, Singapore 138628

For details of our global editorial offices, for customer services and for information about how to apply for permission to reuse the copyright material in this book please see our website at www.wiley.com.

All Rights Reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, scanning, or otherwise, except as expressly permitted by law, without either the prior written permission of the Publisher, or authorization through payment of the appropriate photocopy fee to the Copyright Clearance Center. Requests for permission should be addressed to the Publisher, John Wiley & Sons Singapore Pte. Ltd., I Fusionopolis Walk, #07-01 Solaris South Tower, Singapore 138628, tel: 65-66438000, fax: 65-66438000, email: enquiry@wiley.com.

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic books.

Designations used by companies to distinguish their products are often claimed as trademarks. All brand names and product names used in this book are trade names, service marks, trademarks or registered trademarks of their respective owners. The Publisher is not associated with any product or vendor mentioned in this book. This publication is designed to provide accurate and authoritative information in regard to the subject matter covered. It is sold on the understanding that the Publisher is not engaged in rendering professional services. If professional advice or other expert assistance is required, the services of a competent professional should be sought.

Limit of Liability/Disclaimer of Warranty: While the publisher and author have used their best efforts in preparing this book, they make no representations or warranties with respect to the accuracy or completeness of the contents of this book and specifically disclaim any implied warranties of merchantability or fitness for a particular purpose. It is sold on the understanding that the publisher is not engaged in rendering professional services and neither the publisher nor the author shall be liable for damages arising herefrom. If professional advice or other expert assistance is required, the services of a competent professional should be sought.

Library of Congress Cataloging-in-Publication data applied for

ISBN: 9781119107354

Set in 10/12pt Times by SPi Global, Pondicherry, India Printed and bound in Singapore by Markono Print Media Pte Ltd

10 9 8 7 6 5 4 3 2 1

MOS DEVICES FOR LOW-VOLTAGE AND LOW-ENERGY APPLICATIONS

Preface

The twin goals of low-voltage operation and low power consumption have been pursued for 40 years, since the adoption of the scaling law. In the 1970s, however, the electronics industry did not pay much attention to the scaling law, despite its advantages, because nobody imagined at that time that the industry would grow so rapidly or that the global social infrastructure would be so thoroughly altered by the Internet.

Since the final decade of the twentieth century, the limitations of petroleum-related chemicals and the threat of global warming have compelled industry leaders and scientists to make serious efforts to find solutions. Population pressure is negatively impacting energy resources and global warming, giving the situation particular urgency.

Against this background, many kinds of monitoring technologies using sensors are being developed. However, the power consumption of such products is very high and high-power batteries are needed as a result.

We, the authors, are interested in the development of low-voltage and low-power semiconductor devices to contribute to the energy efficiency of electronic products. In this book we introduce the concept of "low energy" in discussing the above issues. The meaning of "low energy" is described in the following chapters in detail.

We hope that this book will be helpful in developing low-energy device technologies for the electronics industry and the world.

Yasuhisa Omura, Osaka, Japan Abhijit Mallik, Kolkata, India Naoto Matsuo, Himeji, Japan

Acknowledgments

The first editor, Professor Yasuhisa Omura, wishes to express his sincere thanks to Dr. Katsutoshi Izumi (the former NTT laboratory director and a professor at Osaka Prefecture University) for his warm support for this study when Dr. Izumi was with NTT Laboratories. He also thanks Ms. Yu Azuma Yoshioka and Mr. Yoshimasa Yoshioka (Graduate School of Engineering, Kansai University; presently with Panasonic, Japan), Mr. Yoshio Mimura (Graduate School of Engineering, Kansai University; presently with Renesas Electronics, Japan), Mr. Daiki Sato (Graduate School of Engineering, Kansai University; presently with Panasonic, Japan), Mr. Shunsuke Nakano (Graduate School of Engineering, Kansai University; presently with Renesas Electronics, Japan), Mr. Osanori Hayashi (Graduate School of Engineering, Kansai University; presently with Roam, Japan), Mr. Hidehiko Nakajima (Graduate School of Engineering, Kansai University; presently with Canon, Japan), Dr. Kenji Komiya (Graduate School of Engineering, Kansai University; presently with Denso, Japan), and Mr. Daishi Ino (Graduate School of Engineering, Kansai University; presently Alps Tech., Japan) for their documentation of experiments, device simulations, and circuit simulations. He gives his special thanks to Dr. Hirobumi Watanabe and Mr. Hidenori Kato (Ricoh, Japan) for the fabrication of XCT SOI devices.

Professor Omura expresses his deep appreciation to Mr. Mike Blackburn (TECH-WRITE, Japan) for his continued guidance in English communication over the past 25 years. He also expresses his gratitude to his family members – wife Kikuyo, son's family, and daughter's family – for their various metal supports.

The second editor, Abhijit Mallik, would like to acknowledge his research collaborator and the first editor, Professor Yasuhisa Omura, who encouraged and convinced him to be a coeditor of this book. Without his tireless efforts, this book would not exist. He would also like to acknowledge the benefit he has gained from the years of collaboration and interaction with Professor V. Ramgopal Rao (Indian Institute of Technology, Mumbai, India), Prof. Chandan Sarkar (Jadavpur University, Kolkata, India), and Prof. Anupam Karmakar (University of Calcutta, Kolkata, India). He expresses his thanks to his graduate students, Dr. Saurav Chakraborty (presently with Tyfone Communications Development (India) Pvt. Ltd., Bangalore, India), Professor Srimanta Baishya (currently with the National Institute of

Acknowledgments xvii

Technology, Silchar, India), Dr. Avik Chattopadhyay (currently with the Birla Institute of Technology and Science, Pilani, India), Ms. Shilpi Guin (presently a research scholar with the University of Calcutta, Kolkata, India), and Mr. Asish Debnath, who helped to bring this work to its present form over the years. He is also grateful to his family members – mother Muktakeshi Mallik, wife Arpita Mallik, son Abhishek, and daughter Annika – for their constant encouragement and patience during the entire process. Finally, he expresses his gratitude to his late father Raghunath Mallik, whose memory helped him through the process of writing.

The third editor of this book, Naoto Matsuo, wishes to thank sincerely Yasuhisa Omura, and also Dr. Shin Yokoyama, Hiroshima University, and Dr. Hiroki Hamada, Director of the Research Department of Sanyo Electric Co., presently at the Kinki University, for their useful discussions. Measurement of the electrical characteristics of the tunneling dielectric thin-film transistor (TDTFT) and conventional thin-film transistor (TFT) at low and high temperatures was performed at the Omura Laboratory, Kansai University. The TDTFT and the conventional TFT were fabricated at Research Institute for Nanodevices and Bio Systems, Hiroshima University, supported by the Nanotechnology Support Project of the Ministry of Education, Culture, Sports, Science and Technology (MEXT), Japan. A part of this study was supported by *Kakenhi* (grants-in-aid) MEXT and by the Ozawa and Yoshikawa Memorial Electronics Research Foundation. Naoto Matsuo also thanks Dr. Akira Heya, associate professor at the University of Hyogo, Dr. Takahiro Kobayashi, Yumex Inc., Japan, Dr. Naoya Kawamoto, Yamaguchi University, Dr. Kensaku Ohkura, Hiroshima University, and the many master's course students of Yamaguchi University and the University of Hyogo, for carrying out experiments and simulations.

He is deeply grateful to Dr. Akio Sasaki, an emeritus professor of Kyoto University and Osaka Electrical and Communication University, and Dr. Hiroyuki Matsunami, an emeritus professor of Kyoto University, for their useful comments and encouragement during the earlier period of this study.

On behalf of the editors, Professor Omura expresses his thanks to Mr. James W. Murphy for his assistance because he warmly accepted the task of examining the book proposal, and to Ms Maggie Zhang, Ms Victoria Taylor and Ms Nivedhitha Elavarasan for their guidance.

Finally, the authors would all like to express their appreciation to the Japan Society of Applied Physics (JSAP), the Institute of Electronics, Information, and Communication Engineers (IEICE), the Electrochemical Society (ECS), the Institute of Electrical and Electronics Engineers (IEEE), Elsevier Limited, and Springer for their cooperation in granting permission to reproduce original papers or figures.

Contents

Pre	erace	X.V
Ac	knowledgments	xvi
Pa	rt I INTRODUCTION TO LOW-VOLTAGE AND LOW-ENERGY DEVICES	1
1	Why Are Low-Voltage and Low-Energy Devices Desired? References	3
2	History of Low-Voltage and Low-Power Devices 2.1 Scaling Scheme and Low-Voltage Requests 2.2 Silicon-on-Insulator Devices and Real History References	5 8 10
3	Performance Prospects of Subthreshold Logic Circuits 3.1 Introduction 3.2 Subthreshold Logic and its Issues 3.3 Is Subthreshold Logic the Best Solution? References	12 12 12 13
Pa	rt II SUMMARY OF PHYSICS OF MODERN SEMICONDUCTOR DEVICES	15
4	Overview References	17 18
5	Bulk MOSFET 5.1 Theoretical Basis of Bulk MOSFET Operation 5.2 Subthreshold Characteristics: "OFF State" 5.2.1 Fundamental Theory	19 19 19

vi Contents

		5.2.2 Influence of BTBT Current	23
		5.2.3 Points to Be Remarked	24
	5.3	Post-Threshold Characteristics: "ON State"	24
		5.3.1 Fundamental Theory	24
		5.3.2 Self-Heating Effects	26
		5.3.3 Parasitic Bipolar Effects	27
	5.4		27
		erences	28
6	SOI	MOSFET	29
	6.1	Partially Depleted Silicon-on-Insulator Metal Oxide Semiconductor	
		Field-Effect Transistors	29
	6.2	Fully Depleted (FD) SOI MOSFET	30
		6.2.1 Subthreshold Characteristics	30
		6.2.2 Post-Threshold Characteristics	36
		6.2.3 Comprehensive Summary of Short-Channel Effects	41
	6.3	Accumulation-Mode (AM) SOI MOSFET	41
		6.3.1 Aspects of Device Structure	41
		6.3.2 Subthreshold Characteristics	42
		6.3.3 Drain Current Component (1)—Body Current (I _{D,body})	43
		6.3.4 Drain Current Component (II) – Surface Accumulation	
		Layer Current $(I_{D,acc})$	45
		6.3.5 Optional Discussions on the Accumulation Mode SOI MOSFET	45
	6.4	FinFET and Triple-Gate FET	46
		6.4.1 Introduction	46
		6.4.2 Device Structures and Simulations	46
		6.4.3 Results and Discussion	47
		6.4.4 Summary	49
	6.5	Gate-all-Around MOSFET	50
	Refe	erences	51
-	F3F3		
7		nel Field-Effect Transistors (TFETs)	53
		Overview	53
	7.2	Model of Double-Gate Lateral Tunnel FET and Device Performance	
		Perspective	53
		7.2.1 Introduction	53
		7.2.2 Device Modeling	54
		7.2.3 Numerical Calculation Results and Discussion	61
		7.2.4 Summary	65
	7.3	Model of Vertical Tunnel FET and Aspects of its Characteristics	65
		7.3.1 Introduction	65
		7.3.2 Device Structure and Model Concept	65
		7.3.3 Comparing Model Results with TCAD Results	69
		7.3.4 Consideration of the Impact of Tunnel Dimensionality on Drivability	72
		7.3.5 Summary	7.5
	7.4	Appendix Integration of Eqs. (7.14)–(7.16)	76
	Refe	erences	78

Contents

Par	rt III POTENTIAL OF CONVENTIONAL BULK MOSFE	Ts 81
8	Performance Evaluation of Analog Circuits with Deep Submicrometer MOSFETs in the Subthreshold Regime	
	of Operation	83
	8.1 Introduction	83
	8.2 Subthreshold Operation and Device Simulation	84
	8.3 Model Description	85
	8.4 Results	86
	8.5 Summary	90
	References	90
9	Impact of Halo Doping on the Subthreshold Performance of	
	Deep-Submicrometer CMOS Devices and Circuits for Ultra	
	Power Analog/Mixed-Signal Applications	91
	9.1 Introduction 9.2 Device Structures and Simulation	91 92
	9.3 Subthreshold Operation	93
	9.4 Device Optimization for Subthreshold Analog Operation	
	9.5 Subthreshold Analog Circuit Performance	98
	9.6 CMOS Amplifiers with Large Geometry Devices	105
	9.7 Summary	106
	References	107
10	Study of the Subthreshold Performance and the Effect of	
	Channel Engineering on Deep Submicron Single-Stage	
	CMOS Amplifiers	108
	10.1 Introduction	108
	10.2 Circuit Description	108
	10.3 Device Structure and Simulation	110
	10.4 Results and Discussion	110
	10.5 PTAT as a Temperature Sensor	116
	10.6 Summary	116
	References	116
11		
	Devices and Circuits for Ultralow Power Analog/	
	Mixed-Signal Applications	117
	11.1 Introduction	117
	11.2 Device Structure and Simulation	118
	11.3 Results and Discussion11.4 Summary	120
	References	126 127
	Actionets	127
12	Performance Prospect of Low-Power Bulk MOSFETs	128
	Reference	129

viii Contents

Par	t IV	POTEN	TIAL OF FULLY-DEPLETED SOI MOSFETS	131	
13	Demand for High-Performance SOI Devices				
14	Demonstration of 100 nm Gate SOI CMOS with a Thin Buried Oxide Layer				
	and its Impact on Device Technology				
	14.1	Introdu		134	
	14.2	Device	Design Concept for 100 nm Gate SOI CMOS	134	
			Fabrication	136	
			nance of 100-nm- and 85-nm Gate Devices	137	
		14.4.1	Threshold and Subthreshold Characteristics	137	
		14.4.2	Drain Current (I_p) -Drain Voltage (V_p) and I_p -Gate Voltage (V_g)		
			Characteristics of 100-nm-Gate MOSFET/SIMOX	138	
		14.4.3	$I_p - V_p$ and $I_p - V_g$ Characteristics of 85-nm-Gate		
			MOSFET/SIMÖX	142	
		14.4.4	Switching Performance	142	
	14.5	Discuss		142	
		14.5.1	Threshold Voltage Balance in Ultrathin CMOS/SOI Devices	142	
	14.6	Summa		144	
	Refe	rences		145	
	Road 15.1 15.2 15.3 15.4	Imap Introdu Device Propos 15.3.1 15.3.2 Perforr 15.4.1	Structure and Simulations ed Model for Minimum Channel Length Minimum Channel Length Model Constructed using Extract A Minimum Channel Length Model Constructed using Extract B nance Prospects of Scaled SOI MOSFETs Dynamic Operation Characteristics of Scaled SG SOI MOSFETs Tradeoff and Optimization of Standby Power Consumption and Dynamic Operation	147 147 148 149 150 152 152 157 162	
16		Introdu Remain	ning Issues with Conventional Schenkel Circuits and an Advanced	164	
	16.0	Propos		165	
	16.3		tion-Based Consideration of RF Performance of SOI-QD	172	
	16.4	Summa		176	
	16.5		dix: A Simulation Model for Minority Carrier Lifetime	177	
	16.6 Pofo		dix: Design Guideline for SOI-QDs	177	
	Kele	rences		178	

17	The Potential and the Drawbacks of Underlap Single-Gate Ultrathin SOI MOSFET					
		Introdu	ction	180		
		Simulat		181		
			and Discussion	183		
			DC Characteristics and Switching Performance: Device A	183		
			RF Analog Characteristics: Device A	184		
		17.3.3				
			USU SOI MOSFET Devices: Devices B and C	185		
		17.3.4	Impact of Simulation Model on Simulation Results	189		
	17.4	Summa	ıry	192		
	Refer	ences		192		
18			rce/Drain Diffusion and Body Doping Layouts for			
	High		nance and Low-Energy Triple-Gate SOI MOSFETs	194		
	18.1	Introdu		194		
			Structures and Simulation Model	195		
	18.3		and Discussion	196		
		18.3.1				
			Subthreshold Swing	196		
			Tradeoff of Short-Channel Effects and Drivability	196		
		Summa	ıry	201		
	Refer	ences		201		
19	Gate Field Engineering and Source/Drain Diffusion Engineering for					
	High-Performance Si Wire Gate-All-Around MOSFET and Low-Power					
			Sub-30 nm-Channel Regime	203		
		Introdu		203 204		
		9.2 Device Structures Assumed and Physical Parameters				
	19.3		tion Results and Discussion	206		
		19.3.1	Performance of Sub-30 nm-Channel Devices and			
		10.22	Aspects of Device Characteristics	206		
		19.3.2		212		
		10 3 3	Effects and Drivability	212		
		19.3.3		211		
		10.2.4	SOI MOSFET	216		
		19.3.4		217		
			Parasitic Resistance Issues of GAA Wire MOSFETs	218		
	10.4		Proposal for Possible GAA Wire MOSFET Structure	220		
	19.4 Summary		221			
	Refer	ences		225		
20		Impact of Local High-κ Insulator on Drivability and Standby Power of Gate-All-Around SOI MOSFET 228				
	20.1 Introduction					
			Structure and Simulations	228		

	20.3	Results and Discussion	230	
		20.3.1 Device Characteristics of GAA Devices		
		with Graded-Profile Junctions	230	
		20.3.2 Device Characteristics of GAA Devices with Abrupt Junctions	235	
		20.3.3 Behaviors of Drivability and Off-Current	237	
		20.3.4 Dynamic Performance of Devices with Graded-Profile Junctions	239	
		Summary	239	
	Refer	ences	240	
Par	t V I	POTENTIAL OF PARTIALLY DEPLETED SOI MOSFETS	241	
21	Proposal for Cross-Current Tetrode (XCT) SOI MOSFETs: A 60 dB			
		e-Stage CMOS Amplifier Using High-Gain Cross-Current	2.42	
		ode MOSFET/SIMOX Introduction	243 243	
		Device Fabrication	243	
		Device Characteristics	245	
		Performance of CMOS Amplifier	247	
		Summary	249	
	Refer		249	
	10101		2.17	
22		ce Model of the XCT-SOI MOSFET and Scaling Scheme	250	
		Introduction	250	
	22.2	Device Structure and Assumptions for Modeling	251	
		22.2.1 Device Structure and Features of XCT Device	251	
		22.2.2 Basic Assumptions for Device Modeling	253	
	22.2	22.2.3 Derivation of Model Equations	254	
	22,3	Results and Discussion	258	
	22.4	22.3.1 Measured Characteristics of XCT Devices	258	
	22.4		261	
		22.4.1 Drivability Control	261	
		22.4.2 Scaling Issues	262	
	22.5	22.4.3 Potentiality of Low-Energy Operation of XCT CMOS Devices Summary	265	
	22.6		267 267	
	22.7		271	
		rences	271	
	110101	one of	211	
23		Power Multivoltage Reference Circuit Using XCT-SOI MOSFET	274	
	23.1	Introduction	274	
	23.2	Device Structure and Assumptions for Simulations	274	
		23.2.1 Device Structure and Features	274	
	22.2	23.2.2 Assumptions for Simulations	277	
	23.3		278	
		23.3.1 Two-Reference Voltage Circuit	278	
	22.4	23.3.2 Three-Reference Voltage Circuit	283	
	23.4	Summary	283	
	Kerer	ences	284	

Contents xi

24	Low-Energy Operation Mechanisms for XCT-SOI CMOS Devices:			
	Prospects for a Sub-20 nm Regime	285		
	24.1 Introduction	285		
	24.2 Device Structure and Assumptions for Modeling	286		
	24.3 Circuit Simulation Results of SOI CMOS and XCT-SOI CMOS	288		
	24.4 Further Scaling Potential of XCT-SOI MOSFET	291		
	24.5 Performance Expected from the Scaled XCT-SOI MOSFET	292		
	24.6 Summary	296		
	References	296		
Par	rt VI QUANTUM EFFECTS AND APPLICATIONS – 1	297		
25	Overview	299		
	References	299		
26	Si Resonant Tunneling MOS Transistor	301		
	26.1 Introduction	301		
	26.2 Configuration of SRTMOST	302		
	26.2.1 Structure and Electrostatic Potential	302		
	26.2.2 Operation Principle and Subthreshold Characteristics	304		
	26.3 Device Performance of SRTMOST	307		
	26.3.1 Transistor Characteristics of SRTMOST	307		
	26.3.2 Logic Circuit Using SRTMOST	310		
	26.4 Summary	312		
	References	312		
27	Tunneling Dielectric Thin-Film Transistor			
	27.1 Introduction	314 314		
	27.2 Fundamental Device Structure	315		
	27.3 Experiment	315		
	27.3.1 Experimental Method	315		
	27.3.2 Calculation Method	317		
	27.4 Results and Discussion	320		
	27.4.1 Evaluation of SiN, Film	320		
	27.4.2 Characteristics of the TDTFT	320		
	27.4.3 TFT Performance at Low Temperatures	324		
	27.4.4 TFT Performance at High Temperatures	324		
	27.4.5 Suppression of the Hump Effect by the TDTFT	330		
	27.5 Summary	336		
	References			
28	Proposal for a Tunnel-Barrier Junction (TBJ) MOSFET	339		
20	28.1 Introduction			
	28.2 Device Structure and Model	339 339		
	28.3 Calculation Results			
	28.4 Summary			
	References	343 343		

29		ormance Prediction of SOI Tunneling-Barrier-	344			
	Junction MOSFET					
		Introduction	344			
		Simulation Model	345			
	29.3	Simulation Results and Discussion	349			
		29.3.1 Fundamental Properties of TBJ MOSFET	349			
		29.3.2 Optimization of Device Parameters and Materials	349			
		Summary	357			
	Refer	rences	357			
30	Physics-Based Model for TBJ-MOSFETs and High-Frequency					
		ormance Prospects	358			
		Introduction	358			
		Device Structure and Device Model for Simulations	359			
	30.3	Simulation Results and Discussion	360			
		30.3.1 Current Drivability	361			
		30.3.2 Threshold Voltage Issue	362			
		30.3.3 Subthreshold Characteristics	363			
		30.3.4 Radio-Frequency Characteristics	363			
		Summary	365			
	Refe	rences	365			
31	8 1					
		SOI MOSFET				
		Introduction	367			
		Device Structure and Simulations	368			
	31.3	Results and Discussion	371			
		31.3.1 Room-Temperature Characteristics	371			
		31.3.2 High-Temperature Characteristics	373			
		Summary	377			
	Refei	rences	379			
Par	t VII	QUANTUM EFFECTS AND APPLICATIONS – 2	381			
32	Over	view of Tunnel Field-Effect Transistor	383			
	Refe	rences	385			
33	Impa	Impact of a Spacer Dielectric and a Gate Overlap/Underlap on the Device				
		Performance of a Tunnel Field-Effect Transistor				
	33.1	Introduction	386			
	33.2		387			
	33.3	Results and Discussion	387			
		33.3.1 Effects of Variation in the Spacer Dielectric Constant	387			
		33.3.2 Effects of Variation in the Spacer Width	391			
		33.3.3 Effects of Variation in the Source Doping Concentration	392			

Contents

	33.3.4 Effects of a Gate-Source Overlap 33.3.5 Effects of a Gate-Channel Underlap 33.4 Summary References	394 394 397 397
34	The Impact of a Fringing Field on the Device Performance of a P-Channel Tunnel Field-Effect Transistor with a High-κ Gate Dielectric 34.1 Introduction 34.2 Device Structure and Simulation 34.3 Results and Discussion 34.3.1 Effects of Variation in the Gate Dielectric Constant 34.3.2 Effects of Variation in the Spacer Dielectric Constant 34.4 Summary References	399 399 399 400 400 408 410
35	Impact of a Spacer-Drain Overlap on the Characteristics of a Silicon Tunnel Field-Effect Transistor Based on Vertical Tunneling 35.1 Introduction 35.2 Device Structure and Process Steps 35.3 Simulation Setup 35.4 Results and Discussion 35.4.1 Impact of Variation in the Spacer-Drain Overlap 35.4.2 Influence of Drain on the Device Characteristics 35.4.3 Impact of Scaling 35.5 Summary References	412 412 413 414 416 416 424 426 429 430
36	Gate-on-Germanium Source Tunnel Field-Effect Transistor Enabling Sub-0.5-V Operation 36.1 Introduction 36.2 Proposed Device Structure 36.3 Simulation Setup 36.4 Results and Discussion 36.4.1 Device Characteristics 36.4.2 Effects of Different Structural Parameters 36.4.3 Optimization of Different Structural Parameters 36.5 Summary References	431 431 432 434 434 435 436 445
Par	PROSPECTS OF LOW-ENERGY DEVICE TECHNOLOLGY AND APPLICATIONS	447
37	Performance Comparison of Modern Devices References	449

Emerging Device Technology and the Future of MOSFET	452
38.1 Studies to Realize High-Performance MOSFETs based on	
Unconventional Materials	452
38.2 Challenging Studies to Realize High-Performance MOSFETs based	
on the Nonconventional Doctrine	453
References	454
How Devices Are and Should Be Applied to Circuits	456
39.1 Past Approach	456
39.2 Latest Studies	456
References	457
Prospects for Low-Energy Device Technology and Applications	458
References	459
bliography	460
dex	463
	38.1 Studies to Realize High-Performance MOSFETs based on Unconventional Materials 38.2 Challenging Studies to Realize High-Performance MOSFETs based on the Nonconventional Doctrine References How Devices Are and Should Be Applied to Circuits 39.1 Past Approach 39.2 Latest Studies References Prospects for Low-Energy Device Technology and Applications References