Digital Design and Computer Architecture ARM® Edition





Sarah L. Harris & David Money Harris

Digital Design and Computer Architecture

ARM® Edition

Sarah L. Harris David Money Harris





Acquiring Editor: Steve Merken Development Editor: Nate McFadden

Project Manager: Punithavathy Govindaradjane

Designer: Vicky Pearson

Morgan Kaufmann is an imprint of Elsevier 225 Wyman Street, Waltham, MA 02451, USA

Copyright © 2016 Elsevier Inc. All rights reserved.

No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying, recording, or any information storage and retrieval system, without permission in writing from the publisher. Details on how to seek permission, further information about the Publisher's permissions policies and our arrangements with organizations such as the Copyright Clearance Center and the Copyright Licensing Agency, can be found at our website: www.elsevier.com/permissions.

This book and the individual contributions contained in it are protected under copyright by the Publisher (other than as may be noted herein).

Notices

Knowledge and best practice in this field are constantly changing. As new research and experience broaden our understanding, changes in research methods, professional practices, or medical treatment may become necessary.

Practitioners and researchers must always rely on their own experience and knowledge in evaluating and using any information, methods, compounds, or experiments described herein. In using such information or methods they should be mindful of their own safety and the safety of others, including parties for whom they have a professional responsibility.

To the fullest extent of the law, neither the Publisher nor the authors, contributors, or editors, assume any liability for any injury and/or damage to persons or property as a matter of products liability, negligence or otherwise, or from any use or operation of any methods, products, instructions, or ideas contained in the material herein.

All material relating to ARM[®] technology has been reproduced with permission from ARM Limited, and should only be used for education purposes. All ARM -based models shown or referred to in the text must not be used, reproduced or distributed for commercial purposes, and in no event shall purchasing this textbook be construed as granting you or any third party, expressly or by implication, estoppel or otherwise, a license to use any other ARM technology or know how. Materials provided by ARM are copyright © ARM Limited (or its affiliates).

ISBN: 978-0-12-800056-4

British Library Cataloguing-in-Publication Data A catalogue record for this book is available from the British Library

Library of Congress Cataloging-in-Publication Data A catalog record for this book is available from the Library of Congress

For Information on all Morgan Kaufmann publications, visit our website at www.mkp.com

Printed and bound in the United States of America



In Praise of Digital Design and Computer Architecture

ARM® Edition

Harris and Harris have done a remarkable and commendable job in creating a true textbook which clearly shows their love and passion for teaching and educating. The students who read this book will be thankful to Harris and Harris for many years after graduation. The writing style, the clearness, the detailed diagrams, the flow of information, the gradual increase in the complexity of the subjects, the great examples throughout the chapters, the exercises at the end of the chapters, the concise yet clear explanations, the useful real-world examples, the coverage of all aspects of each topic—all of these things are done very well. If you are a student using this book for your course get ready to have fun, be impressed, and learn a great deal as well!

Mehdi Hatamian, Sr. Vice President, Broadcom

Harris and Harris have done an excellent job creating this ARM version of their popular book, *Digital Design and Computer Architecture*. Retargeting to ARM is a challenging task, but the authors have done it successfully while maintaining their clear and thorough presentation style, as well as their outstanding documentation quality. I believe this new edition will be very much welcomed by both students and professionals.

Donald Hung, San Jose State University

Of all the textbooks I've reviewed and assigned in my 10 years as a professor, Digital Design and Computer Architecture is one of only two that is unquestionably worth buying. (The other is Computer Organization and Design.) The writing is clear and concise; the diagrams are easy to understand; and the CPU the authors use as a running example is complex enough to be realistic, yet simple enough to be thoroughly understood by my students.

Zachary Kurmas, Grand Valley State University

Digital Design and Computer Architecture brings a fresh perspective to an old discipline. Many textbooks tend to resemble overgrown shrubs, but Harris and Harris have managed to prune away the deadwood while preserving the fundamentals and presenting them in a contemporary context. In doing so, they offer a text that will benefit students interested in designing solutions for tomorrow's challenges.

Jim Frenzel, University of Idaho

Harris and Harris have a pleasant and informative writing style. Their treatment of the material is at a good level for introducing students to computer engineering with plenty of helpful diagrams. Combinational circuits, microarchitecture, and memory systems are handled particularly well.

James Pinter-Lucke, Claremont McKenna College

Harris and Harris have written a book that is very clear and easy to understand. The exercises are well-designed and the real-world examples are a nice touch. The lengthy and confusing explanations often found in similar textbooks are not seen here. It's obvious that the authors have devoted a great deal of time and effort to create an accessible text. I strongly recommend *Digital Design and Computer Architecture*.

Peiyi Zhao, Chapman University

Preface

This book is unique in its treatment in that it presents digital logic design from the perspective of computer architecture, starting at the beginning with 1's and 0's, and leading through the design of a microprocessor.

We believe that building a microprocessor is a special rite of passage for engineering and computer science students. The inner workings of a processor seem almost magical to the uninitiated, yet prove to be straightforward when carefully explained. Digital design in itself is a powerful and exciting subject. Assembly language programming unveils the inner language spoken by the processor. Microarchitecture is the link that brings it all together.

The first two editions of this increasingly popular text have covered the MIPS architecture in the tradition of the widely used architecture books by Patterson and Hennessy. As one of the original Reduced Instruction Set Computing architectures, MIPS is clean and exceptionally easy to understand and build. MIPS remains an important architecture and has been infused with new energy after Imagination Technologies acquired it in 2013.

Over the past two decades, the ARM architecture has exploded in popularity because of its efficiency and rich ecosystem. More than 50 billion ARM processors have been shipped, and more than 75% of humans on the planet use products with ARM processors. At the time of this writing, nearly every cell phone and tablet sold contains one or more ARM processors. Forecasts predict tens of billions more ARM processors soon controlling the Internet of Things. Many companies are building high-performance ARM systems to challenge Intel in the server market. Because of the commercial importance and student interest, we have developed this ARM edition of this book.

Pedagogically, the learning objectives of the MIPS and ARM editions are identical. The ARM architecture has a number of features including addressing modes and conditional execution that contribute to its efficiency but add a small amount of complexity. The microarchitectures also are very similar, with conditional execution and the program counter being the largest changes. The chapter on I/O provides numerous examples using the Raspberry Pi, a very popular ARM-based embedded Linux single board computer.

We expect to offer both MIPS and ARM editions as long as the market demands.

FEATURES

Side-by-Side Coverage of SystemVerilog and VHDL

Hardware description languages (HDLs) are at the center of modern digital design practices. Unfortunately, designers are evenly split between the two dominant languages, SystemVerilog and VHDL. This book introduces HDLs in Chapter 4 as soon as combinational and sequential logic design has been covered. HDLs are then used in Chapters 5 and 7 to design larger building blocks and entire processors. Nevertheless, Chapter 4 can be skipped and the later chapters are still accessible for courses that choose not to cover HDLs.

This book is unique in its side-by-side presentation of SystemVerilog and VHDL, enabling the reader to learn the two languages. Chapter 4 describes principles that apply to both HDLs, and then provides language-specific syntax and examples in adjacent columns. This side-by-side treatment makes it easy for an instructor to choose either HDL, and for the reader to transition from one to the other, either in a class or in professional practice.

ARM Architecture and Microarchitecture

Chapters 6 and 7 offer the first in-depth coverage of the ARM architecture and microarchitecture. ARM is an ideal architecture because it is a real architecture shipped in millions of products yearly, yet it is streamlined and easy to learn. Moreover, because of its popularity in the commercial and hobbyist worlds, simulation and development tools exist for the ARM architecture. All material relating to ARM® technology has been reproduced with permission from ARM Limited.

Real-World Perspectives

In addition to the real-world perspective in discussing the ARM architecture, Chapter 6 illustrates the architecture of Intel x86 processors to offer another perspective. Chapter 9 (available as an online supplement) also describes peripherals in the context of the Raspberry Pi single-board computer, a hugely popular ARM-based platform. These real-world perspective chapters show how the concepts in the chapters relate to the chips found in many PCs and consumer electronics.

Accessible Overview of Advanced Microarchitecture

Chapter 7 includes an overview of modern high-performance microarchitectural features including branch prediction, superscalar, and out-of-order operation, multithreading, and multicore processors. The treatment is accessible to a student in a first course and shows

xxi

how the microarchitectures in the book can be extended to modern processors.

End-of-Chapter Exercises and Interview Questions

The best way to learn digital design is to do it. Each chapter ends with numerous exercises to practice the material. The exercises are followed by a set of interview questions that our industrial colleagues have asked students who are applying for work in the field. These questions provide a helpful glimpse into the types of problems that job applicants will typically encounter during the interview process. Exercise solutions are available via the book's companion and instructor websites.

ONLINE SUPPLEMENTS

Supplementary materials are available online at http://textbooks.elsevier.com/9780128000564. This companion site (accessible to all readers) includes the following:

- Solutions to odd-numbered exercises
- Links to professional-strength computer-aided design (CAD) tools from Altera[®]
- ▶ Link to Keil's ARM Microcontroller Development Kit (MDK-ARM), a tool for compiling, assembling, and simulating C and assembly code for ARM processors
- ▶ Hardware description language (HDL) code for the ARM processor
- Altera Quartus II helpful hints
- ▶ Lecture slides in PowerPoint (PPT) format
- Sample course and laboratory materials
- List of errata

The instructor site (linked to the companion site and accessible to adopters who register at http://textbooks.elsevier.com/9780128000564) includes the following:

- Solutions to all exercises
- Links to professional-strength computer-aided design (CAD) tools from Altera[®]
- Figures from the text in PDF and PPT formats

Additional details on using the Altera, Raspberry Pi, and MDK-ARM tools in your course are provided. Details on the sample laboratory materials are also provided here.

HOW TO USE THE SOFTWARE TOOLS IN A COURSE

Altera Quartus II

Quartus II Web Edition is a free version of the professional-strength QuartusTM II FPGA design tools. It allows students to enter their digital designs in schematic or using either the SystemVerilog or the VHDL hardware description language (HDL). After entering the design, students can simulate their circuits using ModelSimTM-Altera Starter Edition, which is available with the Altera Quartus II Web Edition. Quartus II Web Edition also includes a built-in logic synthesis tool supporting both SystemVerilog and VHDL.

The difference between Web Edition and Subscription Edition is that Web Edition supports a subset of the most common Altera FPGAs. The difference between ModelSim-Altera Starter Edition and ModelSim commercial versions is that the Starter Edition degrades performance for simulations with more than 10,000 lines of HDL.

Keil's ARM Microcontroller Development Kit (MDK-ARM)

Keil's MDK-ARM is a tool for developing code for an ARM processor. It is available for free download. The MDK-ARM includes a commercial ARM C compiler and a simulator that allows students to write both C and assembly programs, compile them, and then simulate them.

LABS

The companion site includes links to a series of labs that cover topics from digital design through computer architecture. The labs teach students how to use the Quartus II tools to enter, simulate, synthesize, and implement their designs. The labs also include topics on C and assembly language programming using the MDK-ARM and Raspberry Pi development tools.

After synthesis, students can implement their designs using the Altera DE2 (or DE2-115) Development and Education Board. This powerful and competitively priced board is available from www.altera.com. The board contains an FPGA that can be programmed to implement student designs. We provide labs that describe how to implement a selection of designs on the DE2 Board using Quartus II Web Edition.

To run the labs, students will need to download and install Altera Quartus II Web Edition and either MDK-ARM or the Raspberry Pi tools. Instructors may also choose to install the tools on lab machines. The labs include instructions on how to implement the projects on the DE2 Board. The implementation step may be skipped, but we have found it of great value.

We have tested the labs on Windows, but the tools are also available for Linux.

BUGS

As all experienced programmers know, any program of significant complexity undoubtedly contains bugs. So, too, do books. We have taken great care to find and squash the bugs in this book. However, some errors undoubtedly do remain. We will maintain a list of errata on the book's webpage.

Please send your bug reports to ddcabugs@gmail.com. The first person to report a substantive bug with a fix that we use in a future printing will be rewarded with a \$1 bounty!

ACKNOWLEDGMENTS

We appreciate the hard work of Nate McFadden, Joe Hayton, Punithavathy Govindaradjane, and the rest of the team at Morgan Kaufmann who made this book happen. We love the art of Duane Bibby, whose cartoons enliven the chapters.

We thank Matthew Watkins, who contributed the section on Heterogeneous Multiprocessors in Chapter 7. We greatly appreciate the work of Joshua Vasquez, who developed code for the Raspberry Pi in Chapter 9. We also thank Josef Spjut and Ruye Wang, who class-tested the material.

Numerous reviewers substantially improved the book. They include Boyang Wang, John Barr, Jack V. Briner, Andrew C. Brown, Carl Baumgaertner, A. Utku Diril, Jim Frenzel, Jaeha Kim, Phillip King, James Pinter-Lucke, Amir Roth, Z. Jerry Shi, James E. Stine, Luke Teyssier, Peiyi Zhao, Zach Dodds, Nathaniel Guy, Aswin Krishna, Volnei Pedroni, Karl Wang, Ricardo Jasinski, Josef Spjut, Jörgen Lien, Sameer Sharma, John Nestor, Syed Manzoor, James Hoe, Srinivasa Vemuru, K. Joseph Hass, Jayantha Herath, Robert Mullins, Bruno Quoitin, Subramaniam Ganesan, Braden Phillips, John Oliver, Yahswant K. Malaiya, Mohammad Awedh, Zachary Kurmas, Donald Hung, and an anonymous reviewer. We appreciate Khaled Benkrid and his colleagues at ARM for their careful review of the ARM-related material.

We also appreciate the students in our courses at Harvey Mudd College and UNLV who have given us helpful feedback on drafts of this textbook. Of special note are Clinton Barnes, Matt Weiner, Carl Walsh, Andrew Carter, Casey Schilling, Alice Clifton, Chris Acon, and Stephen Brawner.

And last, but not least, we both thank our families for their love and support.

Contents

Features	XX
Online Supplements. How to Use the Software Tools in a Course Labs Bugs Acknowledgments	. xxi xxii xxii xxiii
Chapter 1 From Zero to One	3
1.1 The Game Plan	
1.2 The Art of Managing Complexity	
1.2.1 Abstraction	
1.2.2 Discipline	
1.2.3 The Three-Y's	
1.3 The Digital Abstraction	
1.4 Number Systems	
1.4.1 Decimal Numbers	
1.4.2 Binary Numbers	
1.4.3 Hexadecimal Numbers	
1.4.4 Bytes, Nibbles, and All That Jazz	13
1.4.5 Binary Addition	14
1.4.6 Signed Binary Numbers	15
1.5 Logic Gates	19
1.5.1 NOT Gate	20
1.5.2 Buffer	20
1.5.3 AND Gate	20
1.5.4 OR Gate	21
1.5.5 Other Two-Input Gates	
1.5.6 Multiple-Input Gates	
1.6 Beneath the Digital Abstraction	
1.6.1 Supply Voltage	
1.6.2 Logic Levels	
1.6.3 Noise Margins	
1.6.4 DC Transfer Characteristics	
1.6.5 The Static Discipline	

1.7	CMOS '	Transistors	26	
	1.7.1	Semiconductors		
	1.7.2	Diodes		
	1.7.3	Capacitors		
	1.7.4	nMOS and pMOS Transistors		
	1.7.5	CMOS NOT Gate		
	1.7.6	Other CMOS Logic Gates		
	1.7.7	Transmission Gates		
	1.7.8	Pseudo-nMOS Logic		
1.8		Consumption		
1.9		y and a Look Ahead		
1.0		S		
		Questions		
	IIIICI VICV	Questions	0.2	
01	0 0-	mbinational Laula Basina		
Chap	ter 2 Go	mbinational Logic Design	33	
2.1	Introduc	ction	55	
2.2		Equations		
	2.2.1	Terminology	58	
	2.2.2	Sum-of-Products Form	58	
	2.2.3	Product-of-Sums Form		
2.3	Boolean	Algebra		
	2.3.1	Axioms		
	2.3.2	Theorems of One Variable		
	2.3.3	Theorems of Several Variables		
	2.3.4	The Truth Behind It All		
	2.3.5	Simplifying Equations		
2.4		ogic to Gates		
2.5				
	2.5.1 Hardware Reduction			
	2.5.2	Bubble Pushing		
2.6	X's and	Z's, Oh My		
	2.6.1	Illegal Value: X		
	2.6.2	Floating Value: Z		
2.7	Karnaus	gh Maps		
	2.7.1	Circular Thinking	76	
	2.7.2	Logic Minimization with K-Maps	77	
	2.7.3	Don't Cares		
	2.7.4	The Big Picture		
2.8		ational Building Blocks		
	2.8.1	Multiplexers		
	2.8.2	Decoders		
2.9				
	2.9.1	Propagation and Contamination Delay		
	2.9.2	1 0	92	

xi

2.10	Exercise	ryss	. 97
Chap	ter 3 Se	equential Logic Design	109
3.1	Introdu	ction	109
3.2	Latches	and Flip-Flops	109
	3.2.1	SR Latch	111
	3.2.2	D Latch	113
	3.2.3	D Flip-Flop	114
	3.2.4	Register	114
	3.2.5	Enabled Flip-Flop	115
	3.2.6	Resettable Flip-Flop	116
	3.2.7	Transistor-Level Latch and Flip-Flop Designs	116
	3.2.8	Putting It All Together	118
3.3	Synchro	nous Logic Design	119
	3.3.1	Some Problematic Circuits	119
	3.3.2	Synchronous Sequential Circuits	120
	3.3.3	Synchronous and Asynchronous Circuits	122
3.4	Finite S	tate Machines	123
	3.4.1	FSM Design Example	123
	3.4.2	State Encodings	129
	3.4.3	Moore and Mealy Machines	132
	3.4.4	Factoring State Machines	134
	3.4.5	Deriving an FSM from a Schematic	137
	3.4.6	FSM Review	140
3.5	Timing	of Sequential Logic	141
	3.5.1	The Dynamic Discipline	142
	3.5.2	System Timing	142
	3.5.3	Clock Skew	148
	3.5.4	Metastability	151
	3.5.5	Synchronizers	152
	3.5.6	Derivation of Resolution Time	154
3.6	Parallel	ism	157
3.7	Summa	ry	161
		S	162
	Interview	w Questions	171
Chap	ter 4 Ha	ardware Description Languages	173
11	Introdu	ction	173
4.1	4.1.1	ction	173
	4.1.2	Language Origins	173
		Simulation and Synthesis	175

4.2		national Logic	177
	4.2.1	Bitwise Operators	177
	4.2.2	Comments and White Space	180
	4.2.3	Reduction Operators	180
	4.2.4	Conditional Assignment	181
	4.2.5	Internal Variables	182
	4.2.6	Precedence	184
	4.2.7	Numbers	185
	4.2.8	<i>Z's and X's</i>	186
	4.2.9	Bit Swizzling	188
	4.2.10	Delays	188
4.3	Structu	ral Modeling	190
4.4	Sequen	tial Logic	193
	4.4.1	Registers	193
	4.4.2	Resettable Registers	194
	4.4.3	Enabled Registers	196
	4.4.4	Multiple Registers	197
	4.4.5	Latches	198
4.5	More (Combinational Logic	198
	4.5.1	Case Statements	201
	4.5.2	If Statements	202
	4.5.3	Truth Tables with Don't Cares	205
	4.5.4	Blocking and Nonblocking Assignments	205
4.6	Finite S	State Machines	209
4.7		ypes	
	4.7.1	SystemVerilog	214
	4.7.2	VHDL	215
4.8	Parame	eterized Modules	217
4.9		nches	220
4.10		ury	224
		es	
		w Questions	237
Chan	tor E. D.	igital Building Placks	220
опар	ter 5 D	igital Building Blocks	239
5.1	Introdu	action	239
5.2	Arithm	etic Circuits	239
	5.2.1	Addition	239
	5.2.2	Subtraction	246
	5.2.3	Comparators	246
	5.2.4	ALU	248
	5,2.5	Shifters and Rotators	251
	5.2.6	Multiplication	252

xiii

	5.2.7	Division	254
	5.2.8	Further Reading	255
5.3	Numbe	er Systems	255
	5.3.1	Fixed-Point Number Systems	255
	5.3.2	Floating-Point Number Systems	256
5.4	Sequen	ntial Building Blocks	259
	5.4.1	Counters	260
	5.4.2	Shift Registers	261
5.5	Memo	ry Arrays	264
	5.5.1	Overview	264
	5.5.2	Dynamic Random Access Memory (DRAM)	266
	5.5.3	Static Random Access Memory (SRAM)	267
	5.5.4	Area and Delay	267
	5.5.5	Register Files	268
	5.5.6	Read Only Memory	268
	5.5.7	Logic Using Memory Arrays	270
	5.5.8	Memory HDL	271
5.6	Logic .	Arrays	271
	5.6.1	Programmable Logic Array	272
	5.6.2	Field Programmable Gate Array	274
	5.6.3	Array Implementations	279
5.7	Summa	ary	281
	Exercis	ses	282
	Intervie	ew Questions	293
Char	oter 6 A	Architecture	295
6.1		uction	
6.2		bly Language	
	6.2.1	Instructions	
62	6.2.2 Program	Operands: Registers, Memory, and Constants	
6.3	-	mming	303
	6.3.1	Data-processing Instructions	306
	6.3.2	Condition Flags	308
	6.3.4	Branching	309
	6.3.5	Getting Loopy	312 313
	6.3.6	Memory	317
6.1	6.3.7 Machi	Function Calls	
6.4	6.4.1	ne Language	329
	6.4.2	Data-processing Instructions	333
	6.4.3	Memory Instructions	334
	6.4.4	Branch Instructions	336
	0.4.4	Addressing Modes	336

	6.4.5	Interpreting Machine Language Code	
	6.4.6	The Power of the Stored Program	337
6.5	-	Camera, Action: Compiling, Assembling,	2.20
		ading	
	6.5.1	The Memory Map	339
	6.5.2	Compilation	340
	6.5.3	Assembling	342
	6.5.4	Linking	343
	6.5.5	Loading	344
6.6		nd Ends	345
	6.6.1	Loading Literals	345
	6.6.2	NOP	346
	6.6.3	Exceptions	347
6.7	Evolution	on of ARM Architecture	350
	6.7.1	Thumb Instruction Set	351
	6.7.2	DSP Instructions	352
	6.7.3	Floating-Point Instructions	357
	6.7.4	Power-Saving and Security Instructions	358
	6.7.5	SIMD Instructions	358
	6.7.6	64-bit Architecture	360
6.8	Anothe	r Perspective: x86 Architecture	360
	6.8.1	x86 Registers	362
	6.8.2	x86 Operands	362
	6.8.3	Status Flags	363
	6.8.4	x86 Instructions	364
	6.8.5	x86 Instruction Encoding	364
	6.8.6	Other x86 Peculiarities	367
	6.8.7	The Big Picture	368
6.9	Summa	ry	368
	Exercise	es	370
	Interview	w Questions	383
Chap	ter 7 M	licroarchitecture	385
7.1	Introdu	ction	385
1 . 1	7.1.1	Architectural State and Instruction Set	385
	7.1.2	Design Process	386
	7.1.3	Microarchitectures	388
7.2		nance Analysis	389
7.3		Cycle Processor	390
1.0	7.3.1	Single-Cycle Datapath	390
	7.3.2	Single-Cycle Control	397
	7.3.3	More Instructions	402
	7.3.4	Performance Analysis	402
	1	I DITUTTIBUTE FIRMINGS	TUZ