CHARGE PUMPIC DESIGN



Feng Pan

Charge Pump IC Design

Feng Pan



New York Chicago San Francisco Athens London Madrid Mexico City Milan New Delhi Singapore Sydney Toronto McGraw-Hill Education books are available at special quantity discounts to use as premiums and sales promotions or for use in corporate training programs. To contact a representative, please visit the Contact Us page at www .mhprofessional.com.

Charge Pump IC Design

Copyright © 2015 by McGraw-Hill Education. All rights reserved. Printed in the United States of America. Except as permitted under the United States Copyright Act of 1976, no part of this publication may be reproduced or distributed in any form or by any means, or stored in a data base or retrieval system, without the prior written permission of the publisher.

1 2 3 4 5 6 7 8 9 0 QVS/QVS 20 19 18 17 16 15

ISBN 978-0-07-183677-7 MHID 0-07-183677-2

This book is printed on acid-free paper.

Sponsoring Editor

Mike McCabe

Editorial Supervisor

Donna M. Martone

Production Supervisor

Lynn M. Messina

Acquisitions Coordinator

Molly T. Wyand

Project Manager

Tanya Punj, Cenveo® Publisher Services **Copy Editor**

Patti Scott

Proofreader

Indexer

Edwin Durbin

Eina Malik

Art Director, Cover

Jeff Weeks

Composition

Cenveo Publisher Services

Information contained in this work has been obtained by McGraw-Hill Education from sources believed to be reliable. However, neither McGraw-Hill Education nor its authors guarantee the accuracy or completeness of any information published herein, and neither McGraw-Hill Education nor its authors shall be responsible for any errors, omissions, or damages arising out of use of this information. This work is published with the understanding that McGraw-Hill Education and its authors are supplying information but are not attempting to render engineering or other professional services. If such services are required, the assistance of an appropriate professional should be sought.

About the Author

Feng Pan received his BS degree in EECS from the University of California, Berkeley, and MS in Electrical Engineering from Stanford University. He is a Stanford Certified Program Manager (SCPM), and is currently working as a director of NSG at Micron Technology, Inc. on 3D VNAND technology. Mr. Pan previously held various senior management and leadership positions at SanDisk and AMD. Mr. Pan is coauthor of Charge Pump Circuit Design, and has 51 granted patents related to power management, LDO, charge pump architectures, charge pump regulations and applications, ADC design, op-amp designs, and NAND/NOR flash memory designs.

Preface

ver the last decade or so, the portable devices, hand-held devices, smart phones, SSDs, etc., have proliferated in our daily lives. Power management and power harvesting have become important research themes in analog designs to reduce power consumption and to use alternative and renewable energy sources instead of traditional fossil fuels. The current power management has branched off to become an emerging field of its own in analog design. For on-chip DC-DC converter, like charge pump, there have been a lot of new studies and researches since Charge Pump Circuit Design was first published in 2006. It is the time to reflect and have a new book to systematically discuss the theories, practical designs, and applications on charge pump from real practices to emphasize on performance, power efficiency, and area efficiency.

Charge Pump IC Design has the following key focuses to make it an advanced reference book for power management design professionals.

First, it introduces and compares the various power management and power conditioning circuits at system level and at chip level. It gives a systematic approach to derive the charge pump characteristics.

Second, it discusses a systematic approach on how to design charge pump from a new perspective, with the local optimization on basic charge pump stage, which leads to the optimum final design.

Third, it discusses various design approaches to address charge pump-related circuits and regulation schemes with key emphasis on performance power and area efficiency using real design examples. This allows readers to see practical approaches and trade-offs in actual design.

Fourth, it explains in details the negative feedback control and compensation in charge pump stability analysis with practical examples.

Fifth, it introduces the new concepts of using charge pump to design current-based ADC (analog-to-digital converter). This leads to brand new approaches for signal processing, power management control, etc.

This book is based upon many years of research works in charge pump and power management design in practice. It can be served as a reference book for analog and power management IC design engineers in industry, or graduate students in the fields of power management, power harvesting, or power electronics IC designs.

Feng Pan

Acknowledgments

Since publishing Charge Pump Circuit Design in 2006, it is now the right time to reflect and consolidate all the thoughts in a new book from the continuous learning and practicing of analog design in power management. This is a one-and-half-year project spanning many weekends and nights in San Francisco and Fremont while accompanying my daughter to go through her talent training. It is such a magical feeling to see her growth and improvement while I am able to wrap up this book at the same time with her graduation from the training.

This book has benefited from the works and studies of doing NAND flash memory design at SanDisk. The practices of circuit design, layout, and silicon debugging have helped me to grow more confident in analog design. Many thanks go to my colleagues at SanDisk for their fruitful discussions on various analog design topics. I also thank many of my colleagues at Micron for suggesting that I write this book. I am particularly grateful to Ramin Ghodsi's support from Micron management in writing this book.

My wife, Danae Deng, has encouraged me in the last sixteen years to set higher goals and to take on greater challenges in my life. She helps me to grow in many areas. I would not have been able to write this book without her full support. My beautiful daughter, Tiffany Pan, was born in 2006 when my first book was published. She has been a treasure to me and brings a lot of happiness to my life. It is with her encouragement that I am able to complete this project in time. She told me that she wants to write a book by herself someday like her dad. I am grateful to my parents Nianen Wang, Baohua Pan, and my brother Dean Pan for all their advice and support in my life.

The timely production of this book was made possible by the hard work of the staff at McGraw-Hill, especially, Donna M. Martone, Lynn M. Messina, Molly T. Wyand, and Jeff Weeks. I would like to thank Cenveo Publisher Services, particularly Tanya Punj and her team for their figure, proofreading (Eina Malik), grammar suggestions (Patti Scott), and indexing (Edwin Durbin). I am also pleased to express my gratitude to Mike McCabe at McGraw-Hill for initiating this project and helping me in many ways to complete this book.

I learned analog design from Stanford University and U.C. Berkeley. I want to express my gratitude to my schools and professors here.

Feng Pan January 2015

Contents

	Prefa	ce		ix
	Ackn	owledgr	nents	X
1	Regulators and Power Converters			1
			Regulator	1
		1.1.1	Input Power Supply Noise	
		21212	Rejection	2
		1.1.2	Load Noise Rejection	3
		1.1.3		4
		1.1.4		7
		1.1.5	0 1	9
	1.2		Mode Power Supply	11
	J. + dia	1.2.1	Buck Converter	11
			Boost Converter	17
		1.2.3		17
		A Idea O	Converter)	23
		1.2.4		23
	1.3	Control 1	Pump	29
	1.0	1.3.1	Positive Charge Pump (Step-Up	an 2
		1.0.1	Converter)	29
		1.3.2		2)
		1.0.2	Converter)	32
		1.3.3		02
		1.0.0	Converter)	35
	1.4	Referenc	es	37
	1.7	Kereteric	cs	37
2	Char	ge Pump	Design Specifications and	
	Desig	gn Metri	cs	39
	2.1	Charge	Pump Design Specifications	39
		2.1.1	Technology	39
		2.1.2	Loadings	42
		2.1.3	Input Supply Voltage Range	43
		2.1.4		44
			Output Supply Voltage Range	44
		2.1.6		46
		2.1.7	Output Supply Noise	47
	2.2		Pump Design Metrics	48
		2.2.1	IV Characteristics	48
		2.2.2	Charge Pump Power Efficiency	49

			Line Regulation	32
		2.2.5	Load Regulation	53
	2.3	Referer	aces	53
3	Sing	le-Stage	Charge Pump	55
	3.1		Iodeling of Charge Pump	55
			IV Curve Analysis	56
		3.1.2	Capacitive Coupling, Charge	
			Transfer, and Diode Isolation	59
		3.1.3	Charge Pump Design with	0,
		0.1.0	V_T Cancellation	65
		3.1.4	IV Curve of V_T Cancellation	.00
		0.1.1	Scheme	66
		3.1.5	Charge Transfer	67
		3.1.6	P-Channel versus N-Channel	07
		3.1.0		69
	2.0	D	Isolation Device	
	3.2		ross-Coupled Pair Voltage Doubler	70
		3.2.1		70
		3.2.2	11 0	71
		3.2.3	Precharge Phase versus Coupling	
			Phase	72
			Diode Isolation	76
			Advantages	76
			Architecture Limitations	79
	3.3	Cross-C	Coupled Pair Voltage Doubler: Parallel	
		Stage V	Cancellation on Output Stages	85
		3.3.1	Advantages	86
		3.3.2	Architecture Limitations	95
	3.4	Cross-C	Coupled Pair Voltage Doubler: Parallel	
			Cancellation on Input Stage	98
			Advantages	99
		3.4.2	Architecture Limitations	102
	3.5	Cross-C	Coupled Pair Voltage Doubler:	
			l Stage V_{τ} Cancellation Optimum	
				102
			Advantages	103
	3.6		cture Summary	106
	3.7		ices	107
	0.,	11010101		
4	Mult		harge Pump	109
	4.1	Positive	Charge Pump with Diode Isolation	109
		4.1.1	Design Concept	109
		4.1.2	Nonidealities	109
		4.1.3	IV Curve Analysis	112
		4.1.4	Conclusion	113

	4.2	Negativ	re Charge Pump with Diode Isolation	114
		4.2.1	0	114
		4.2.2	Nonidealities	115
		4.2.3	IV Curve Analysis	117
		4.2.4	Conclusion	118
	4.3	Paralle	Stage V_{τ} Cancellation	118
		4.3.1	Design Concept	118
		4.3.2	Nonidealities	119
		4.3.3	IV Curve Analysis	121
		4.3.4	Conclusion	122
	4.4	Self-ad	aptive Charge Pump	122
		4.4.1	Design Concept	122
	4.5		hase Charge Pump	124
		4.5.1		124
		4.5.2	Four-Phase Charge Pump without	100.2
		1.0.1	Clock Phase Overlap	125
	4.6	Referen	nces	126
	1.0	reserve		120
5	Char	ge Pump	Clock Driver	127
	5.1	Pump (Clock Driver Design	127
		5.1.1	Supply of Pump Clock Driver	127
		5.1.2	Delay of Internal Buffering Stage	129
		5.1.3	Final Stage of Clock Buffer and	
			Buffering Technique	130
	5.2	Feedba	ck Control	133
		5.2.1		134
		5.2.2		135
		5.2.3		136
		5.2.4	Open-Loop Control	138
	5.3		Clock Driver with Stacking Capacitors	140
		5.3.1	Charging Technique	140
	5.4		ices	146
6				147
	6.1	Negativ	ve Feedback	147
	6.2	Stabilit		148
		6.2.1	DC or Low-Frequency Response	149
		6.2.2	8	149
		6.2.3	First-Order Negative Feedback	
			System	150
		6.2.4	Second-Order Negative Feedback	
			System	151
		6.2.5	Higher-Order Negative Feedback	
			System	153
		6.2.6	Compensation	154

	6.3	Stabilit	y and Compensation for Charge	
		Pump	*****************************	157
		6.3.1		
			Regulation	158
		6.3.2	Charge Pump with Dynamic	
			Voltage Scaling	160
	6.4	Referer	nces	167
7	Char	oo Pum	Design, Regulation, and Control	
,		ge i uniț xamples		169
	7.1	-	ve Divider Feedback Control	169
	7.1	7.1.1	Accuracy	169
		7.1.2		171
	7.0			
	1.2		tive Divider Feedback Control	173
		7.2.1		175
			Power	175
			Charge Conservation	175
	7.3	-	tive Divider Feedback without	
			ing Interruption	176
	7.4	Floating	g Regulation	179
		7.4.1		179
		7.4.2	Power Efficiency	180
	7.5	Hybrid	Regulation	182
		7.5.1	Initialization Phase	182
		7.5.2	Regulation Phase	184
			Accuracy	185
		7.5.4		185
	7.6 Alternative Hybrid Regulation			186
		7.6.1	Initialization Phase	187
		7.6.2	Regulation Phase	188
		7.6.3	Advantages	189
	7.7		ic Frequency Scaling	189
		7.7.1	Dynamic Frequency Scaling with	
			Predefined Operations	189
		7.7.2	Dynamic Frequency Scaling with	
			Feedback Control	190
	78	Dynam	ic Voltage Scaling	192
	7.10	7.8.1		
		7.011	Scaling	194
		782	Quantized Pump Clock Amplitude	1/7
		7.0.2	Scaling	195
	7.9	High_E	fficiency Charge Pump Regulator	196
	1.7		Initialization Phase	198
			Regulation Phase	199
		1.7.4	NEVUIALION FINASE	177

	7.10 7.11 7.12	RC -Based V_T Cancellation 7.10.1 Low-Pass Function 7.10.2 High-Pass Function 7.10.3 Combined Effects Charge Pump Clock Equalization References	201 201 202 202 205 208
8	Char	ge Pump Applications	209
		Oversampling Charge Pump ADC	210
		8.1.1 DC Comparison	213
		8.1.2 Ramp ADC	214
		8.1.3 Oversampling Charge Pump ADC	215
	8.2	1 0 0	
		Pump ADC	217
	8.3	Dynamic Output Noise Optimization Using	
		Charge Pump-Based Current ADC	221
	8.4	Dynamic Power Efficiency Optimization Using	
		Charge Pump ADC	227
	8.5	Dynamic IR Drop Compensation with	
		Variable Current Load	231
	8.6	References	233
	Inde	x	225
	inae	A:	233

CHAPTER 1

Regulators and Power Converters

n the semiconductor field, at either the system level or the chip level, the available power supplies given may not be suitable to meet all the power specifications of the loading chips or the loading circuits. The needs for power conversion between supplies or power supply conditioning may arise from one or more of the following design requirements: converting power between AC power supply and DC power supply, inverting the polarity of the power supply from the available power supply, modifying the magnitude of the power supply, improving the power efficiency of the power conversion or power conditioning circuits or reducing the output noise seen by loads from the given power supply. In general, the achievement of both high power efficiency and low output supply noise is the most challenging design goal in power converter or power conditioning design. With a single design solution it is difficult to achieve both design goals at the same time. Several designs solutions at different levels of integration are required to work together to achieve the highest power efficiency and lowest output supply noise in the overall system.

Based upon the location or the purpose of the solution, power circuit designs could be sorted into three main categories: (1) linear regulator, (2) switch mode power supply (SMPS), and (3) charge pump. A combination of SMPS and a low dropout (LDO), a combination of SMPS and a charge pump, or some other forms of combinations are common in today's overall system design. Each serves an important role in many electronic systems to ensure the overall power supply integrity of designs and power efficiency of the system as a whole.

1.1 Linear Regulator

A linear regulator is used in an electronic system to maintain a clean and steady power supply to the load. Despite variations or noises from the input power supply, or the faster switching nature of the

2 Chapter One

loadings, a linear regulator should be able to (1) reject or filter noises from either the input supply or loadings and (2) maintain the target regulation within design specifications under all conditions. Several configurations of linear regulators are commonly used by designers. The high dropout (HDO) regulator and low dropout (LDO) regulator are two of the most popular architectures that could be found in many integrated circuits (ICs) and systems. Given the demands for higher power efficiency and higher power integrity with the proliferation of handheld devices storage and processing requirements in the cloud, the LDO regulator has gained significant popularity in recent years and has been spun off into a separate branch of study of its own, as have many other analog systems, such as data converter design and high-speed I/O design.

1.1.1 Input Power Supply Noise Rejection

Figure 1.1 illustrates the waveforms of the input power supply noise rejection of an ideal linear regulator with constant current load. With constant current load, for an ideal linear regulator with infinite bandwidth and gain, the regulator should be able to reject input supply noises from V_{∞} at any magnitude and at any frequency. The output supply V_{\sup} would be regulated at the target value regardless of how the input supply V_{∞} varies.

Line regulation (LNR)¹⁻³ is an important DC performance parameter of the linear regulator. It refers to how much the output voltage changes with respect to the input power supply DC change. The input supply is at DC. It is equivalent to the DC gain




FIGURE 1.1 Input power supply noise rejection of ideal linear regulator with constant current load.

from the input power supply $V_{\rm cc}$ to the output power supply $V_{\rm sup'}$ as in Eq. (1.1).

$$LNR = A_v(s=0) = \frac{\Delta V_{\text{sup}}}{\Delta V_{cc}}$$
 (1.1)

$$PSR \approx \frac{1}{A_v(s)} = \frac{\Delta V_{cc}(s)}{\Delta V_{sup}(s)}$$
 (1.2)

The power supply rejection (PSR)² or ripple rejection, on the other hand, is the parameter used to measure the output supply rejection to the input supply variation over the entire frequency spectrum, as defined in Eq. (1.2). With limited bandwidth, linear regulator would not be able to reject input supply noise exceeds its closed-loop bandwidth. The input supply noise that exceeds the closed-loop bandwidth must be filtered out by the decoupling capacitance on the output. If input supply disturb causes a large signal excursion, regulator would not be able to response to hold the design specification. With increased bandwidth of circuits or added larger decoupling capacitance could address the issue.

1.1.2 Load Noise Rejection

Figure 1.2 illustrates the waveforms of the load noise rejection of the ideal linear regulator with constant input supply. With the input power supply $V_{\rm cc}$ unchanged, regardless of how the current load $I_{\rm load}$ switches, the ideal regulator with infinite bandwidth and gain should respond instantaneously to the change of load current with any




Figure 1.2 Load noise rejection of ideal linear regulator with constant input supply.

frequency and with any magnitude, and still be able to maintain the target output regulation voltage within design specifications.

Load regulation (LDR)² is an important DC performance parameter of a linear regulator. It refers to how much the output supply $V_{\rm sup}$ changes with respect to the change in load current $I_{\rm load}$. The load current is DC. Load regulation is equivalent to the output impedance of the regulator at DC, as shown in Eq. (1.3).

$$LDR = Z_{out}(s=0) = \frac{\Delta V_{sup}}{\Delta I_{lead}}$$
 (1.3)

With limited bandwidth and gain of circuits, the linear regulator would not be able to reject load noise that exceeds its closed-loop bandwidth. The noise of the closed-loop bandwidth must be filtered out by the decoupling capacitance on the output. In a similar argument, if the load dump disturbance causes a very large signal excursion in the output of the regulator, the regulator may not be able to hold the design specification. Either adding more decoupling capacitance or increasing the bandwidth of regulator could address the issue.

1.1.3 Topologies of Linear Regulators

Linear regulators could be categorized into two basic configurations: serial regulators and shunt regulators. The topology of the serial or shunt regulator depends on whether the regulator is connected in parallel or series with the load.

1.1.3.1 Serial Regulator

If the regulator is in serial with the load and is in between the input supply and output supply, this topology is a serial regulator.

Figure 1.3 illustrates the equivalent model of the serial linear regulator. The load is modeled as a variable resistor $R_{\rm load}$ to mimic the

$$V_{\text{cc}}$$
 R_{on}
 $V_{\text{out}} = \frac{R_{\text{load}}}{R_{\text{on}} + R_{\text{load}}} V_{\text{cc}}$
 $V_{\text{out}} = \frac{R_{\text{load}}}{R_{\text{on}} + R_{\text{load}}} V_{\text{cc}}$

FIGURE 1.3 Equivalent model of serial linear regulator.

dynamic nature of the load switching. The serial regulator is modeled as a second variable resistor R_{on} , which is adjusted by the negative feedback control loop. The output voltage is given by Eq. (1.4).

$$V_{\text{out}} = \frac{R_{\text{load}}}{R_{\text{cm}} + R_{\text{load}}} V_{\text{cc}}$$
 (1.4)

Assuming the input supply $V_{\rm cc}$ was constant, as the load current varies, $R_{\rm load}$ would vary. To maintain the output voltage $V_{\rm out}$ unchanged, $R_{\rm on}$ would be changed by the regulation loop to ensure that the resistor divider ratio remains unchanged. This is the basic mechanism of how the serial regulator operates. Similarly, analysis can be applied to LNR. Assuming the output load current was constant, as the input supply $V_{\rm cc}$ varies, $R_{\rm on}$ would be changed by the regulation loop to maintain the target regulation voltage on output.

Figure 1.4 illustrates the circuit design model of the serial linear regulator. Negative feedback control is used in the design to control the regulation. Regardless of the causes of variations or changes, the variations on $V_{\rm out}$ are sampled and compared with a known reference. The negative feedback control loop would adjust $R_{\rm on}$ to bring $V_{\rm out}$ back on target.

1.1.3.2 Shunt Regulator

If the regulator is in parallel with the load in operation, this configuration is a shunt regulator.

Figure 1.5 illustrates the equivalent model of a shunt linear regulator. The load is modeled as a variable resistor R_{load} to mimic the dynamic nature of the load switching. The shunt regulator is modeled




FIGURE 1.4 Serial linear regulator model.




FIGURE 1.5 Equivalent model of shunt linear regulator.

as a second variable resistor $R_{\rm on}$ in parallel with $R_{\rm load}$ in between $V_{\rm out}$ and ground. And $R_{\rm s}$ is the impedance of power passing element connected between $V_{\rm cc}$ and $V_{\rm out}$. Output voltage $V_{\rm out}$ could be derived from Eq. (1.5).

$$V_{\text{out}} = \frac{R_{\text{load}} / / R_{\text{on}}}{R_{\text{load}} / / R_{\text{on}} + R_s} V_{\text{cc}}$$
(1.5)

Assuming $V_{\rm cc}$ was constant for LDR, if the output load current changes, $R_{\rm load}$ would change. With negative feedback control, $R_{\rm on}$ would be modified accordingly to ensure the resistor divider ratio is unchanged. Shunting unneeded supply current away from the load is the basic mechanism of how shunt regulator operates. Since shunt regulator has to divert unused supply current to ground at any given time, it makes the shunt regulator much less efficient than the serial regulator, particularly under low-load or no-load current conditions.

The analysis for LNR is similar. With fixed load current, as $V_{\rm cc}$ varies, $R_{\rm on}$ would change accordingly to maintain the regulation in control.

Figure 1.6 illustrates the circuit design model for shunt linear regulator. Negative feedback control is applied in the design to control the value of $R_{\rm on}$. Regardless of the causes of variation or noise on the output voltage $V_{\rm out}$ the negative feedback control would adjust $R_{\rm on}$ so that $V_{\rm out}$ will be at target regulation level.

1.1.3.3 Application of Linear Regulators

A linear regulator is an element commonly used in many designs. It is simple and easy to design without the involvement of electromagnetic parts—such as inductors or transformers. Linear regulators are preferred if target output voltage and input supply voltage are not far apart. For heavy load operation, the SMPS can operate much more efficiently in power conversion. For applications where the target