


# On-Chip Networks

Second Edition

Natalie Enright Jerger Tushar Krishna Li-Shiuan Peh



SYNTHESIS LECTURES ON COMPUTER ARCHITECTURE

## On-Chip Networks

Second Edition

#### Copyright © 2017 by Morgan & Claypool

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means—electronic, mechanical, photocopy, recording, or any other except for brief quotations in printed reviews, without the prior permission of the publisher.

On-Chip Networks, Second Edition

Natalie Enright Jerger, Tushar Krishna, and Li-Shiuan Peh

www.morganclaypool.com

ISBN: 9781627059145

paperback

ISBN: 9781627059961

ebook

#### DOI 10.2200/S00772ED1V01Y201704CAC040

A Publication in the Morgan & Claypool Publishers series SYNTHESIS LECTURES ON COMPUTER ARCHITECTURE

Lecture #40

Series Editor: Margaret Martonosi, Princeton University

Founding Editor Emeritus: Mark D. Hill, University of Wisconsin, Madison

Series ISSN

Print 1935-3235 Electronic 1935-3243

# Synthesis Lectures on Computer Architecture

Editor

Margaret Martonosi, Princeton University

Founding Editor Emeritus

Mark D. Hill, University of Wisconsin, Madison

Synthesis Lectures on Computer Architecture publishes 50- to 100-page publications on topics pertaining to the science and art of designing, analyzing, selecting and interconnecting hardware components to create computers that meet functional, performance and cost goals. The scope will largely follow the purview of premier computer architecture conferences, such as ISCA, HPCA, MICRO, and ASPLOS.

On-Chip Networks, Second Edition Natalie Enright Jerger, Tushar Krishna, and Li-Shiuan Peh 2017

Space-Time Computing with Temporal Neural Networks James E. Smith 2017

Hardware and Software Support for Virtualization Edouard Bugnion, Jason Nieh, and Dan Tsafrir 2017

Datacenter Design and Management: A Computer Architect's Perspective Benjamin C. Lee 2016

A Primer on Compression in the Memory Hierarchy Somayeh Sardashti, Angelos Arelakis, Per Stenström, and David A. Wood 2015

Research Infrastructures for Hardware Accelerators Yakun Sophia Shao and David Brooks 2015 Analyzing Analytics Rajesh Bordawekar, Bob Blainey, and Ruchir Puri 2015

Customizable Computing
Yu-Ting Chen, Jason Cong, Michael Gill, Glenn Reinman, and Bingjun Xiao

Die-stacking Architecture
Yuan Xie and Jishen Zhao
2015

Single-Instruction Multiple-Data Execution

Christopher J. Hughes

2015

Power-Efficient Computer Architectures: Recent Advances
Magnus Själander, Margaret Martonosi, and Stefanos Kaxiras
2014

FPGA-Accelerated Simulation of Computer Systems
Hari Angepat, Derek Chiou, Eric S. Chung, and James C. Hoe
2014

A Primer on Hardware Prefetching

Babak Falsafi and Thomas F. Wenisch

2014

On-Chip Photonic Interconnects: A Computer Architect's Perspective Christopher J. Nitta, Matthew K. Farrens, and Venkatesh Akella 2013

Optimization and Mathematical Modeling in Computer Architecture
Tony Nowatzki, Michael Ferris, Karthikeyan Sankaralingam, Cristian Estan, Nilay Vaish, and
David Wood
2013

Security Basics for Computer Architects

Ruby B. Lee

2013

The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines, Second edition
Luiz André Barroso, Jimmy Clidaras, and Urs Hölzle
2013

Shared-Memory Synchronization Michael L. Scott 2013

Resilient Architecture Design for Voltage Variation Vijay Janapa Reddi and Meeta Sharma Gupta 2013

Multithreading Architecture Mario Nemirovsky and Dean M. Tullsen 2013

Performance Analysis and Tuning for General Purpose Graphics Processing Units (GPGPU)

Hyesoon Kim, Richard Vuduc, Sara Baghsorkhi, Jee Choi, and Wen-mei Hwu 2012

Automatic Parallelization: An Overview of Fundamental Compiler Techniques
Samuel P. Midkiff
2012

Phase Change Memory: From Devices to Systems and Bipin Rajendran 2011

Multi-Core Cache Hierarchies Rajeev Balasubramonian, Norman P. Jouppi, and Naveen Muralimanohar 2011

A Primer on Memory Consistency and Cache Coherence

Daniel J. Sorin, Mark D. Hill, and David A. Wood

2011

Dynamic Binary Modification: Tools, Techniques, and Applications
Kim Hazelwood
2011

Quantum Computing for Computer Architects, Second Edition
Tzvetan S. Metodi, Arvin I. Faruque, and Frederic T. Chong
2011

High Performance Datacenter Networks: Architectures, Algorithms, and Opportunities Dennis Abts and John Kim 2011

Processor Microarchitecture: An Implementation Perspective Antonio González, Fernando Latorre, and Grigorios Magklis 2010 Transactional Memory, 2nd edition Tim Harris, James Larus, and Ravi Rajwar 2010

Computer Architecture Performance Evaluation Methods Lieven Eeckhout 2010

Introduction to Reconfigurable Supercomputing
Marco Lanzagorta, Stephen Bique, and Robert Rosenberg
2009

On-Chip Networks Natalie Enright Jerger and Li-Shiuan Peh 2009

The Memory System: You Can't Avoid It, You Can't Ignore It, You Can't Fake It

Bruce Jacob
2009

Fault Tolerant Computer Architecture Daniel J. Sorin 2009

The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines

Luiz André Barroso and Urs Hölzle 2009

Computer Architecture Techniques for Power-Efficiency Stefanos Kaxiras and Margaret Martonosi 2008

Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency Kunle Olukotun, Lance Hammond, and James Laudon 2007

Transactional Memory James R. Larus and Ravi Rajwar 2006

Quantum Computing for Computer Architects Tzvetan S. Metodi and Frederic T. Chong 2006 On-Chip Networks

Second Edition nesses shows an on-chip network research as illew as rebes

Natalie Enright Jerger University of Toronto

Tushar Krishna
Georgia Institute of Technology of hoofs a factor and a supply of the factor of the f

Li-Shiuan Peh National University of Singapore

SYNTHESIS LECTURES ON COMPUTER ARCHITECTURE #40



MORGAN & CLAYPOOL PUBLISHERS

#### **ABSTRACT**

This book targets engineers and researchers familiar with basic computer architecture concepts who are interested in learning about on-chip networks. This work is designed to be a short synthesis of the most critical concepts in on-chip network design. It is a resource for both understanding on-chip network basics and for providing an overview of state of-the-art research in on-chip networks. We believe that an overview that teaches both fundamental concepts and highlights state-of-the-art designs will be of great value to both graduate students and industry engineers. While not an exhaustive text, we hope to illuminate fundamental concepts for the reader as well as identify trends and gaps in on-chip network research.

With the rapid advances in this field, we felt it was timely to update and review the state of the art in this second edition. We introduce two new chapters at the end of the book. We have updated the latest research of the past years throughout the book and also expanded our coverage of fundamental concepts to include several research ideas that have now made their way into products and, in our opinion, should be textbook concepts that all on-chip network practitioners should know. For example, these fundamental concepts include message passing, multicast routing, and bubble flow control schemes.

#### **KEYWORDS**

interconnection networks, topology, routing, flow control, deadlock, computer architecture, multiprocessor system on chip

To our families for their encouragement and patience through the writing of this book.

### Preface

This book targets engineers and researchers familiar with many basic computer architecture concepts who are interested in learning about on-chip networks. This work is designed to be a short synthesis of the most critical concepts in on-chip network design. We envision this book as a resource for both understanding on-chip network basics and for providing an overview of state-of-the-art research in on-chip networks. We believe that an overview that teaches both fundamental concepts and highlights state-of-the-art designs will be of great value to both graduate students and industry engineers. While not an exhaustive text, we hope to illuminate fundamental concepts for the reader as well as identify trends and gaps in on-chip network research.

With the rapid advances in this field, we felt it was timely to update and review the state of the art in this second edition. We introduce two new chapters at the end of the book, as will be detailed below. Throughout the book, in addition to updating the latest research in the past years, we also expanded our coverage of fundamental concepts to include several research ideas that have now made their way into products and, in our opinion, should be textbook concepts that all on-chip network practitioners should know. For example, these fundamental concepts include message passing, multicast routing, and bubble flow control schemes.

The structure of this book is as follows. Chapter 1 introduces on-chip networks in the context of multi-core architectures and discusses their evolution from simple point-to-point wires and buses for scalability.

Chapter 2 explains how networks fit into the overall system architecture of multi-core designs. Specifically, we examine the set of requirements imposed by cache-coherence protocols in shared memory chip multiprocessors, and contrast that with the requirements in message-passing multi-cores. In addition to examining the system requirements, this chapter also describes the interface between the system and the network.

Once a context for the use of on-chip networks has been provided through a discussion of system architecture, the details of the network are explored. As topology is often a first choice in designing a network, Chapter 3 describes various topology trade-offs for cost and performance. Given a network topology, a routing algorithm must be implemented to determine the path(s) messages travel to be delivered throughout the network fabric; routing algorithms are explained in Chapter 4. Chapter 5 deals with the flow control mechanisms employed in the network; flow control specifies how network resources, namely buffers and links, are allocated to packets as they travel from source to destination. Topology, routing, and flow control all factor into the microarchitecture of the network routers. Details on various microarchitectural trade-offs and design issues are presented in Chapter 6. This chapter includes the design of buffers, switches, and allocators that comprise the router microarchitecture. Although power consumption can

be addressed through innovations in all areas of on-chip networks, we focus our new power discussion in the microarchitecture chapter as this is where many such optimizations are realized.

New Chapter 7 covers the nuts and bolts of modeling and evaluating on-chip networks, from software simulations to RTL design and emulation on FPGA, to architectural models of delay, throughput, area, and power. The chapter also guides the reader on useful metrics for evaluating on-chip networks and ideal theoretical yardsticks for comparing against.

With the plethora of industry and academia on-chip network chips now available, we dedicate a new Chapter 8 to a survey of these. The chapter provides the reader with a sweeping understanding of how the various fundamental concepts presented in the earlier chapters come

together, and the implications of the design and implementation of such concepts.

Finally in Chapter 9, we leave the reader with thoughts on key challenges and new areas of exploration that will drive on-chip network research in the years to come. Substantial new research has clearly surfaced, and here we focus on various significant trends that highlight the cross-cutting nature of on-chip network research. Emerging new interconnects and devices substantially change the implementation tradeoffs of on-chip networks, and in turn prompt new designs. Newly important metrics such as resilience, due to increasing variability in the fabrication process, or quality-of-service that is prompted by multiple workloads running simultaneously on many-cores, will add new dimensions and prompt new research ideas across the community.

Natalie Enright Jerger, Tushar Krishna, and Li-Shiuan Peh May 2017

lesigns. Specifically, we examine the set of requirements imposed by cache-coherence protocols in shared memory chip multiprocessors, and contrast that with the requirements in message-bassing rapid-cores. In addition to examining the system requirements, this chapter also describes the interface between the system and the network.

vistem architecture, the details of the network are explored. As topology is often a first choice in esigning a network, Chapter 3 describes various topology trade-offs for cost and performance, liven a network topology, a routing algorithm must be implemented to determine the path(s)

our of specifies how network resources, namely buffers and links, are allocated to packets as hey travel from source to destination. Topology, routing, and flow courted all factor into the

lesign issues are presented in Chapter 6. This chapter includes the design of buffers, switches, and allocators that comprise the router microarchitecture. Although power consumption can

## Acknowledgments

We would like to thank Margaret Martonosi for her feedback and encouragement to create the second edition of this book. We continue to be grateful to Mark Hill for his feedback and support in crafting the previous edition. Additionally, we would like to thank Michael Morgan for the opportunity to contribute once again to this lecture series. Many thanks to Timothy Pinkston and Lizhong Chen for their detailed comments that were invaluable in improving this manuscript. Thanks to Mario Badr, Wenbo Dai, Shehab Elsayed, Karthik Ganesan, Parisa Khadem Hamedani, and Joshua San Miguel of the University of Toronto for proofreading our early drafts. Thanks to Georgia Tech students Hyoukjun Kwon, Ananda Samajdar for feedback on early drafts, and Monodeep Kar for help with literature surveys. Thanks also to the many students and instructors who have used the first edition over the years and provided feedback that lead to this latest edition.

Natalie Enright Jerger, Tushar Krishna, and Li-Shiuan Peh May 2017

## Contents

	Prefa	acexvii		
	Ackı	nowledgments xix		
1	Introduction			
	1.1	The Advent of the Multi-core Era		
		1.1.1 Communication Demands of Multi-core Architectures		
	1.2	On-chip vs. Off-chip Networks		
	1.3	Network Basics: A Quick Primer		
		1.3.1 Evolution to On-chip Networks		
		1.3.2 On-chip Network Building Blocks		
		1.3.3 Performance and Cost		
	1.4	This Book—Second Edition		
2	Interface with System Architecture			
	2.1	Shared Memory Networks in Chip Multiprocessors		
		2.1.1 Impact of Coherence Protocol on Network Performance		
		2.1.2 Coherence Protocol Requirements for the On-chip Network 12		
		2.1.3 Protocol-level Network Deadlock		
		2.1.4 Impact of Cache Hierarchy Implementation on Network		
		Performance		
		2.1.5 Home Node and Memory Controller Design Issues		
		2.1.6 Miss and Transaction Status Holding Registers		
	0.0	2.1.7 Brief State-of-the-Art Survey		
	2.2	Message Passing		
	2.2	NoC Interface Standards		
	2.3	NoC Interface Standards		
	2.4	Conclusion		
3		ology		
	3.1	Metrics		
		3.1.1 Traffic-independent Metrics		

		3.1.2 Traffic-dependent Metrics	9
	3.2	Direct Topologies: Rings, Meshes, and Tori	1
	3.3	Indirect Topologies: Crossbars, Butterflies, Clos Networks, and Fat Trees 32	
	3.4	Irregular Topologies	
		3.4.1 Splitting and Merging	5
		3.4.2 Topology Synthesis Algorithm Example	
	3.5	Hierarchical Topologies	
	3.6	Implementation	9
		3.6.1 Place-and-route	9
		3.6.2 Implication of Abstract Metrics	0
	3.7	Brief State-of-the-Art Survey	2
I	D	Light State of Multi-confinements of Multi-coch histories of Multi-coch histor	2
4		ting4	
	4.1	Types of Routing Algorithms	
	4.2	Deadlock Avoidance	
	4.3	Deterministic Dimension-ordered Routing	5
	4.4	Oblivious Routing	6
	4.5	Adaptive Routing	
	4.6	Multicast Routing 5	1
	4.7	Routing on Irregular Topologies 5	1
	4.8	Implementation	2
		4.8.1 Source Routing	2
		4.8.2 Node Table-based Routing 5	3
		4.8.3 Combinational Circuits	4
		4.8.4 Adaptive Routing	5
	4.9	Brief State-of-the-Art Survey 5	6
5	Flow	Control	7
3		v Control	pe
	5.1	Messages, Packets, Flits, and Phits	1
	5.2	Message-based Flow Control	
		5.2.1 Circuit Switching	9
	5.3	Packet-based Flow Control	(
	F 4	5.3.2 Virtual Cut-through	
	5.4	Flit-based Flow Control	
		5.4.1 Wormhole	2

	5.5	Virtual Channels
	5.6	Deadlock-free Flow Control
		5.6.1 Dateline and VC Partitioning       65         5.6.2 Escape VCs       67         5.6.3 Bubble Flow Control       67
		5.6.2 Escape VCs
		5.6.3 Bubble Flow Control
	5.7	
	5.8	Buffer Backpressure
		5.8.1 Buffer Sizing for Turnaround Time
		5.8.2 Reverse Signaling Wires
	5.9	Flow Control in Application Specific On-chip Networks
	5.10	Brief State-of-the-Art Survey
6	Rout	ter Microarchitecture
	6.1	Virtual Channel Router Microarchitecture
	6.2	Buffers and Virtual Channels
		6.2.1 Buffer Organization
		6.2.2 Input VC State
	6.3	Switch Design
		6.3.1 Crossbar Designs
		6.3.2 Crossbar Speedup
		6.3.2 Crossbar Speedup816.3.3 Crossbar Slicing82Allocators and Arbiters82
	6.4	Allocators and Arbiters
		6.4.1 Round-robin Arbiter
		6.4.2 Matrix Arbiter
		6.4.3 Separable Allocator
		6.4.4 Wavefront Allocator
		6.4.5 Allocator Organization
	6.5	Pipeline
		6.5.1 Pipeline Implementation
		6.5.2 Pipeline Optimizations
	6.6	Low-power Microarchitecture
		6.6.1 Dynamic Power
		6.6.2 Leakage Power
	6.7	Physical Implementation
		6.7.1 Router Floorplanning
		6.7.2 Buffer Implementation
	6.8	Brief State-of-the-Art Survey

7	Modeling and Evaluation	
	7.1	Evaluation Metrics
47		7.1.1 Analytical Model
7.7		7.1.2 Ideal Interconnect Fabric
69		7.1.2 Ideal Interconnect Fabric 103 7.1.3 Network Delay-throughput-energy Curve 105
69	7.2	On-chip Network Modeling Infrastructure 10/
70		7.2.1 RTL and Software Models
- 72		7.2.2 Power and Area Models
-57	7.3	Traffic
27		7.3.1 Message Classes, Virtual Networks, Message Sizes, and Ordering 109
1		7.3.2 Application Traffic
		7.3.3 Synthetic Traffic
CA	7.4	Debug Methodology
The state of	7.5	NoC Generators
25	7.6	Brief State-of-the-Art Survey
8	Case	Studies
66.1	8.1	MIT Eyeriss (2016)
18.2	8.2	Princeton Piton (2015)
700	8.3	Princeton Piton (2015)
100	8.4	D E Shaw Research Anton 2 (2014)
	8.5	MIT SCORPIO (2014)
	8.6	Oracle Sparc T5 (2013)
J. 58-2	8.7	University of Michigan Swizzle Switch (2012)
188	8.8	MIT Broadcast NoC (2012)
E GE	8.9	Georgia Tech 3D-MAPS (2012)
	8.10	KAIST Multicast NoC (2010)
	8.11	1 2 1 0 1 1 1 0 1 1 (2000)
	8.12	1789 MARIE BOUNDER BOUNDE BEEN BOUNDE BEEN BOUNDE BOUNDE BOUND BOUNDE BOUNDE BOUNDE BOUNDE BOUNDE BOUNDE BOUND
100	8.13	UC Davis AsAP (2009)
100	8.14	ST Microelectronics STNoC (2008)
100	8.15	Intel TeraFLOPS (2007)
1001	8.16	IBM Cell (2005)
Cor.	8.17	Conclusion