


LEONARD J. BRILLSON

AN ESSENTIAL GUIDE TO ELECTRONIC MATERIAL SURFACES AND INTERFACES



WILEY

An Essential Guide to Electronic Material Surfaces and Interfaces

LEONARD J. BRILLSON

Ohio State University, USA

WILEY

This edition first published 2016
© 2016 John Wiley & Sons, Ltd

Registered office

John Wiley & Sons Ltd, The Atrium, Southern Gate, Chichester, West Sussex, PO19 8SQ, United Kingdom

For details of our global editorial offices, for customer services and for information about how to apply for permission to reuse the copyright material in this book please see our website at www.wiley.com.

The right of the author to be identified as the author of this work has been asserted in accordance with the Copyright, Designs and Patents Act 1988.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, except as permitted by the UK Copyright, Designs and Patents Act 1988, without the prior permission of the publisher.

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic books.

Designations used by companies to distinguish their products are often claimed as trademarks. All brand names and product names used in this book are trade names, service marks, trademarks or registered trademarks of their respective owners. The publisher is not associated with any product or vendor mentioned in this book.

Limit of Liability/Disclaimer of Warranty: While the publisher and author have used their best efforts in preparing this book, they make no representations or warranties with respect to the accuracy or completeness of the contents of this book and specifically disclaim any implied warranties of merchantability or fitness for a particular purpose. It is sold on the understanding that the publisher is not engaged in rendering professional services and neither the publisher nor the author shall be liable for damages arising herefrom. If professional advice or other expert assistance is required, the services of a competent professional should be sought.

The advice and strategies contained herein may not be suitable for every situation. In view of ongoing research, equipment modifications, changes in governmental regulations, and the constant flow of information relating to the use of experimental reagents, equipment, and devices, the reader is urged to review and evaluate the information provided in the package insert or instructions for each chemical, piece of equipment, reagent, or device for, among other things, any changes in the instructions or indication of usage and for added warnings and precautions. The fact that an organization or Website is referred to in this work as a citation and/or a potential source of further information does not mean that the author or the publisher endorses the information the organization or Website may provide or recommendations it may make. Further, readers should be aware that Internet Websites listed in this work may have changed or disappeared between when this work was written and when it is read. No warranty may be created or extended by any promotional statements for this work. Neither the publisher nor the author shall be liable for any damages arising herefrom.

Library of Congress Cataloging-in-Publication Data

Names: Brillson, L. J., author.

Title: An essential guide to electronic material surfaces and interfaces / by

Leonard J. Brillson, Ohio State University.

Description: Hoboken, New Jersey : John Wiley & Sons, Inc., [2016] | ?2016 |

Includes bibliographical references and index.

Identifiers: LCCN 2016006828 | ISBN 9781119027119 (cloth) | ISBN 111902711X (cloth)

Subjects: LCSH: Electronics – Materials. | Surfaces (Technology) – Analysis. |

Spectrum analysis. | Semiconductors – Materials.

Classification: LCC TK7871 .B748 2016 | DDC 621.381 – dc23 LC record available at <http://lccn.loc.gov/2016006828>

A catalogue record for this book is available from the British Library.

ISBN: 9781119027119

Typeset in 10/12pt TimesLTStd by SPi Global, Chennai, India.

Printed in Singapore by C.O.S. Printers Pte Ltd

An Essential Guide to Electronic Material Surfaces and Interfaces

Preface

This book is intended to introduce scientists, engineers, and students to surfaces and interfaces of electronic materials. It is designed to be a concise but comprehensive guide to the essential information needed to understand the physical properties of surfaces and interfaces, the techniques used to measure them, and the methods now available to control them. The book is organized to provide readers first with the basic parameters that describe semiconductors, then the key features of their interfaces with vacuum, metal, and other semiconductors, followed by the many experimental and theoretical techniques available to characterize electronic material properties, semiconductor surfaces, and their device applications, and finally our current understanding of semiconductor interfaces with metals and with other semiconductors – understanding that includes the methods, both macroscopic and atomic-scale, now available to control their properties.

Electronic material surfaces and interfaces has become an enormous field that spans physics, chemistry, materials science, and electrical engineering. Its development in terms of new materials, analytic tools, measurement and control techniques, and atomic-scale understanding is the result of nearly 70 years of activity worldwide. This book is intended to provide researchers new to this field with the primary results and a framework for new work that has developed since then. More in-depth information is provided in a Track II, accessed online, that provides advanced examples of concepts discussed in the text as well as selected derivations of important relationships. The problem sets following each chapter provide readers with exercises to strengthen their understanding of the material presented. Figures for use by instructors are available from the accompanying website. For more advanced and detailed information, the reader is referred to *Surfaces and Interfaces of Electronic Materials* (Wiley-VCH, Weinheim, 2010) as well as the lists of Further Reading following each chapter.

On a personal note, the author wishes to acknowledge his Ph.D. thesis advisor, Prof. Eli Burstein at the University of Pennsylvania and Dr. Charles B. Duke at Xerox Corporation in Webster, New York for their inspiration and mentoring. Here at The Ohio State University, he thanks his many Electrical & Computer Engineering and Physics colleagues who have provided such a stimulating environment for both teaching and research. Most of all, the author's deepest thanks are to his wife, Janice Brillson, for her patience, love, and support while this book was written.

Columbus, Ohio July 31, 2015

About the Companion Websites

This book is accompanied by Instructor and Student companion websites:

www.wiley.com/go/brillson/electronic

The Instructor website includes

- Supplementary materials
- PPT containing figures
- Advanced topics
- Solutions to problems

The student website includes

- Supplementary materials
- Advanced topics

Contents

<i>Preface</i>	xiii
<i>About the Companion Websites</i>	xv
1. Why Surfaces and Interfaces of Electronic Materials	1
1.1 The Impact of Electronic Materials	1
1.2 Surface and Interface Importance as Electronics Shrink	1
1.3 Historical Background	5
1.3.1 Contact Electrification and the Development of Solid State Concepts	5
1.3.2 Crystal Growth and Refinement	5
1.3.3 Transistor Development and the Birth of Semiconductor Devices	6
1.3.4 Surface Science and Microelectronics	8
1.4 Next Generation Electronics	10
1.5 Problems	10
References	11
Further Reading	13
2. Semiconductor Electronic and Optical Properties	14
2.1 The Semiconductor Band Gap	14
2.2 The Fermi Level and Energy Band Parameters	15
2.3 Band Bending at Semiconductor Surfaces and Interfaces	17
2.4 Surfaces and Interfaces in Electronic Devices	17
2.5 Effects of Localized States: Traps, Dipoles, and Barriers	19
2.6 Summary	19
2.7 Problems	20
References	20
Further Reading	21
3. Electrical Measurements of Surfaces and Interfaces	22
3.1 Sheet Resistance and Contact Resistivity	22
3.2 Contact Measurements: Schottky Barrier Overview	23
3.2.1 Ideal Schottky Barriers	24
3.2.2 Real Schottky Barriers: Role of Interface States	26
3.2.3 Schottky Barrier Measurements	28
3.2.4 Schottky Barrier Conclusions	34

3.3	Heterojunction Band Offsets: Electrical Measurements	35
3.4	Summary	38
3.5	Problems	38
	References	39
	Further Reading	41
4.	Localized States at Surfaces and Interfaces	42
4.1	Interface State Models	42
4.2	Intrinsic Surface States	43
4.2.1	Experimental Approaches	43
4.2.2	Theoretical Approaches	45
4.2.3	Key Intrinsic Surface State Results	49
4.3	Extrinsic Surface States	49
4.4	The Solid State Interface: Changing Perspectives	52
4.5	Problems	52
	References	53
	Further Reading	54
5.	Ultrahigh Vacuum Technology	55
5.1	Ultrahigh Vacuum Chambers	55
5.1.1	Ultrahigh Vacuum Pressures	55
5.1.2	Stainless Steel UHV Chambers	56
5.2	Pumps	57
5.3	Manipulators	61
5.4	Gauges	61
5.5	Residual Gas Analysis	62
5.6	Deposition Sources	62
5.7	Deposition Monitors	64
5.8	Summary	65
5.9	Problems	65
	References	65
	Further Reading	66
6.	Surface and Interface Analysis	67
6.1	Surface and Interface Techniques	67
6.2	Excited Electron Spectroscopies	70
6.3	Principles of Surface Sensitivity	72
6.4	Multi-technique UHV Chambers	73
6.5	Summary	75
6.6	Problems	75
	References	75
	Further Reading	75
7.	Surface and Interface Spectroscopies	76
7.1	Photoemission Spectroscopy	76
7.1.1	The Photoelectric Effect	76

7.1.2	Energy Distribution Curves	77
7.1.3	Atomic Orbital Binding Energies	78
7.1.4	Photoionization Cross Sections	78
7.1.5	Principles of X-Ray Photoelectron Spectroscopy	81
7.1.6	Advanced Surface and Interface Techniques	86
7.1.7	Excitation Sources: X-Ray, Ultraviolet, and Synchrotron	87
7.1.8	Electron Energy Analyzers	88
7.1.9	Photoemission Spectroscopy Summary	89
7.2	Auger Electron Spectroscopy	89
7.2.1	Auger versus X-Ray Transition Probabilities	92
7.2.2	Auger Electron Energies	93
7.2.3	Quantitative AES Analysis	96
7.2.4	Auger Electron Spectroscopy Summary	98
7.3	Electron Energy Loss Spectroscopy	98
7.3.1	Dielectric Response Theory	100
7.3.2	Surface Phonon Scattering	101
7.3.3	Plasmon Scattering	102
7.3.4	Interface Electronic Transitions	103
7.3.5	Transmission Electron Microscopy Energy Loss Spectroscopy	104
7.3.6	Electron Energy Loss Spectroscopy Summary	104
7.4	Rutherford Backscattering Spectrometry	104
7.4.1	Theory of Rutherford Backscattering	105
7.4.2	Rutherford Backscattering Equipment	108
7.4.3	RBS Experimental Spectra	109
7.4.4	RBS Interface Studies	110
7.4.5	Channeling and Blocking	111
7.4.6	Rutherford Backscattering Spectroscopy Summary	112
7.5	Surface and Interface Technique Summary	112
7.6	Problems	113
	References	116
	Further Reading	117
8.	Dynamical Depth-Dependent Analysis and Imaging	118
8.1	Ion Beam-Induced Surface Ablation	118
8.2	Auger Electron Spectroscopy	119
8.3	X-Ray Photoemission Spectroscopy	121
8.4	Secondary Ion Mass Spectrometry	122
8.4.1	SIMS Principles	122
8.4.2	SIMS Equipment	123
8.4.3	Secondary Ion Yields	126
8.4.4	Organic and Biological Species	128
8.4.5	SIMS Summary	128
8.5	Spectroscopic Imaging	128
8.6	Depth-Resolved and Imaging Summary	129
8.7	Problems	129

References	130
Further Reading	130
9. Electron Beam Diffraction and Microscopy of Atomic-Scale Geometrical Structure	131
9.1 Low Energy Electron Diffraction – Principles	131
9.1.1 Low-Energy Electron Diffraction Techniques	132
9.1.2 LEED Equipment	132
9.1.3 LEED Kinematics	134
9.1.4 LEED Reconstructions, Surface Lattices, and Superstructures	134
9.1.5 Representative Semiconductor Reconstructions	137
9.2 Reflection High Energy Electron Diffraction	141
9.2.1 Principles of RHEED	141
9.2.2 Coherence Length	142
9.2.3 RHEED Oscillations	143
9.3 Scanning Electron Microscopy	144
9.3.1 Scanning Auger Microscopy	144
9.3.2 Photoelectron Microscopy	144
9.4 Transmission Electron Microscopy	145
9.4.1 Atomic Imaging: Z-Contrast	145
9.4.2 Surface Atomic Geometry	146
9.4.3 Electron Energy Loss Spectroscopy	146
9.5 Electron Beam Diffraction and Microscopy Summary	148
9.6 Problems	149
References	150
Further Reading	151
10. Scanning Probe Techniques	152
10.1 Atomic Force Microscopy	152
10.1.1 Non-Contact Mode AFM	153
10.1.2 Kelvin Probe Force Microscopy	153
10.1.3 Contact Mode AFM	155
10.2 Scanning Tunneling Microscopy	155
10.2.1 STM Overview	156
10.2.2 Tunneling Theory	158
10.2.3 Surface Atomic Structure	161
10.3 Ballistic Electron Energy Microscopy	162
10.4 Atomic Positioning	163
10.5 Summary	164
10.6 Problems	164
References	165
Further Reading	165
11. Optical Spectroscopies	166
11.1 Overview	166
11.2 Optical Absorption	166

11.3	Modulation Techniques	168
11.4	Multiple Surface Interaction Techniques	169
11.5	Spectroscopic Ellipsometry	171
11.6	Surface Enhanced Raman Spectroscopy	171
11.7	Surface Photoconductivity	174
11.8	Surface Photovoltage Spectroscopy	175
11.8.1	Transient Surface Photovoltage Spectroscopy	180
11.9	Photoluminescence Spectroscopy	180
11.10	Cathodoluminescence Spectroscopy	181
11.10.1	Overview	181
11.10.2	Theory	182
11.10.3	Semiconductor Ionization Energies	183
11.10.4	Universal Range–Energy Relations	185
11.10.5	Monte Carlo Simulations	187
11.10.6	Depth-Resolved Cathodoluminescence Spectroscopy	188
11.10.7	Spatially-Resolved Cathodoluminescence Spectroscopy and Imaging	189
11.11	Summary	190
11.12	Problems	191
	References	192
	Further Reading	192
12.	Electronic Material Surfaces	193
12.1	Geometric Structure	193
12.1.1	Surface Relaxation and Reconstruction	193
12.1.2	Extended Geometric Structure	193
12.2	Chemical Structure	196
12.2.1	Crystal Growth	196
12.2.2	Etching	197
12.2.3	Adsorbates	199
12.2.4	Epitaxial Overlayers	199
12.2.5	Growth Modes	200
12.2.6	Interface Chemical Reaction	202
12.3	Electronic Structure	203
12.3.1	Physisorption	204
12.3.2	Chemisorption	204
12.3.3	Surface Dipoles	206
12.4	Summary	209
12.5	Problems	210
	References	211
	Further Reading	212
13.	Surface Electronic Applications	213
13.1	Charge Transfer and Band Bending	213
13.1.1	Sheet Conductance	213
13.1.2	Transient Effects	215

13.2	Oxide Gas Sensors	216
13.3	Granular Gas Sensors	217
13.4	Nanowire Sensors	217
13.5	Chemical and Biosensors	217
13.5.1	Sensor Sensitivity	218
13.5.2	Sensor Selectivity	219
13.6	Surface Electronic Temperature, Pressure, and Mass Sensors	220
13.7	Summary	220
13.8	Problems	221
	References	222
	Further Reading	222
14.	Semiconductor Heterojunctions	223
14.1	Geometrical Structure	223
14.1.1	Epitaxial Growth	223
14.1.2	Lattice Matching	224
14.1.3	Two-Dimensional Electron Gas Heterojunctions	228
14.1.4	Strained Layer Superlattices	228
14.2	Chemical Structure	230
14.2.1	Interdiffusion	230
14.2.2	Chemical Reactions	231
14.2.3	Template Overlayers	231
14.3	Electronic Structure	232
14.3.1	Heterojunction Band Offsets	232
14.3.2	Band Offset Measurements	233
14.3.3	Inorganic Heterojunction Results	237
14.3.4	Organic Heterojunctions	238
14.3.5	Heterojunction Band Offset Theories	238
14.3.6	Interface Effects on Band Offsets	240
14.3.7	Theoretical Methods	241
14.3.8	Band Offset Engineering	244
14.4	Conclusions	245
14.5	Problems	246
	References	247
	Further Reading	248
15.	Metal–Semiconductor Interfaces	249
15.1	Overview	249
15.2	Metal–Semiconductor Interface Dipoles	249
15.3	Interface States	251
15.3.1	Localized States	251
15.3.2	Metal-Induced Gap States	252
15.3.3	Charge Transfer, Electronegativity, and Defects	254
15.3.4	Imperfections, Impurities, and Native Defects	255
15.3.5	Chemisorption, Interface Reaction, and Interfacial Phases	255
15.3.6	Organic Semiconductor–Metal Interfaces	256

15.4	Self-Consistent Electrostatic Calculations	258
15.5	Experimental Schottky Barriers	259
15.5.1	Metals on Si and Ge	260
15.5.2	Metals on III-V Compound Semiconductors	260
15.5.3	Metals on II-VI Compound Semiconductors	262
15.5.4	Other Compound Semiconductors	263
15.5.5	Compound Semiconductor Summary	264
15.6	Interface Barrier Height Engineering	264
15.6.1	Macroscopic Methods	264
15.6.2	Defect Formation	265
15.6.3	Thermally-Induced Phase Formation	266
15.6.4	Interdiffused Ohmic Contacts	266
15.7	Atomic-Scale Control	266
15.7.1	Reactive Metal Interlayers	267
15.7.2	Molecular Buffer Layers	268
15.7.3	Semiconductor Interlayers	268
15.7.4	Wet Chemical Treatments	268
15.7.5	Crystal Growth	269
15.8	Summary	272
15.9	Problems	272
	References	273
	Further Reading	275
16.	Next Generation Surfaces and Interfaces	276
16.1	Current Status	276
16.2	Current Device Challenges	278
16.3	Emerging Directions	279
16.3.1	High- K Dielectrics	279
16.3.2	Complex Oxides	280
16.3.3	Spintronics and Topological Insulators	280
16.3.4	Nanostructures	281
16.3.5	Two-Dimensional Materials	281
16.3.6	Quantum-Scale Interfaces	281
16.4	The Essential Guide Conclusions	282
Appendices		
Appendix A: Glossary of Commonly Used Symbols		283
Appendix B: Table of Acronyms		286
Appendix C: Table of Physical Constants and Conversion Factors		290
Appendix D: Semiconductor Properties		291
<i>Index</i>		293

1

Why Surfaces and Interfaces of Electronic Materials

1.1 The Impact of Electronic Materials

This is the age of materials – we now have the ability to design and create new materials with properties not found in nature. Electronic materials are one of the most exciting classes of these new materials. Historically, electronic materials have meant semiconductors, the substances that can emit and react to light, generate and control current, as well as respond to temperature, pressure, and a host of other physical stimuli. These materials and their coupling with insulators and metals have formed the basis of modern electronics and are the key ingredient in computers, lasers, cell phones, displays, communication networks, and many other devices. The ability of these electronic materials to perform these functions depends not only on their inherent properties in bulk form but also, and increasingly so, on the properties of their surfaces and interfaces. Indeed, the evolution of these materials over the past 70 years has been for ever decreasing size and increasing complexity, features that have driven ever increasing speeds and the ability to manage ever larger bodies of information. In turn, these are enabling our modern day quality of life.

1.2 Surface and Interface Importance as Electronics Shrink

Surfaces and interfaces are central to microelectronics. One of the most common micro-electronic devices is the transistor, whose function can illustrate the interfaces involved and their increasing importance as the scale of electronics shrinks. Figure 1.1 shows the basic structure of a transistor and the functions of its interfaces. Current passes from a *source* metal to a *drain* metal through a semiconductor, in this case, Si. Voltage applied to a *gate* metal positioned between the source and drain serves to attract or repel charge




Figure 1.1 Source-gate-drain structure of a silicon transistor. (Brillson 2010. Reproduced with permission of Wiley.)

from the semiconductor region, the “channel”, through which current travels. The result is to control or “gate” the current flow by this third electrode. This device is at the core of the microelectronics industry.

The interfaces between the semiconductor, metal, and insulator of this device play a central role in its operation. Barriers to charge transport across the metal–semiconductor interface are a major concern for all electronic devices. Low resistance contacts at Si source and drain contacts typically involve metals that produce interface reactions, for example, Ti contacts that react with Si with high temperature annealing to form TiSi_2 between Ti and Si, as shown in Figure 1.2a. These reacted layers reduce such barriers to charge transport and the contact resistivity ρ_C . Such interfacial silicide layers form low resistance, planar junctions that can be integrated into the manufacturing process for integrated circuits and whose penetration into the semiconductor can be controlled on a nanometer scale.

The gate–semiconductor interface is another important interface. This junction may involve either: (i) a metal in direct contact with the semiconductor where the interfacial barrier inhibits charge flow or (ii) as widely used in Si microelectronics, a metal–insulator–semiconductor stack to apply voltage without current leakage to the semiconductor’s channel region (Figure 1.2b). Lattice sites within the insulator and at the insulator–semiconductor interface can trap charges and introduce electric dipoles that oppose the voltage applied to the gate metal and its control of the channel current. A major goal of the microelectronics industry since the 1950s has been to minimize the formation of these localized charge states.




Figure 1.2 Interfaces involved in forming the transistor structure including: (a) the source or drain metal–semiconductor contact with a reacted interface, (b) the gate metal–semiconductor contact separated by an insulator in and near which charges are trapped, and (c) dopant impurity atoms implanted below the surface of a semiconductor to control its carrier concentration. (Brillson 2010. Reproduced with permission of Wiley.)

A third important interface involves the implantation of impurity atoms into the semiconductor to add donor or acceptor “dopants” that control the transistor’s n- or p-type carrier type and density within specific regions of the device. This process involves acceleration and penetration of ionized atoms at well-defined depths, nanometers to microns, into the semiconductor, as Figure 1.2c illustrates. This ion implantation also produces lattice damage that high temperature annealing can heal. However, such annealing can introduce diffusion and unintentional doping in other regions of the semiconductor that can change their electronic activity. Outdiffusion of semiconductor constituents due to annealing is also possible, leaving behind electronically active lattice sites. Precise design of materials, surface and interface preparation, thermal treatments, and device architectures are required in order to balance these competing effects.

At the circuit level, there are multiple interfaces between semiconductors, oxides, and metals. For Si transistors, the manufacturing process involves (i) growing a Si boule in a molten bath that can be sectioned into wafers, (ii) oxidizing, diffusing, and implanting with dopants, (iii) overcoating with various metal and organic layers, (iv) photolithographically patterning and etching the wafers into monolithic arrays of devices, and (v) dicing the wafer into individual circuits that can be mounted, wire bonded, and packaged into chips. Within individual circuit elements, there can be many layers of interconnected conductors, insulators, and their interfaces. Figure 1.3 illustrates the different materials and interfaces associated with a $0.18\text{ }\mu\text{m}$ transistor at the bottom of a multilayer Al–W–Si-oxide dielectric assembly [1]. Reaction, adhesion, interdiffusion, and the formation of localized electronic states must be carefully controlled at all of these interfaces during the many patterning, etching, and annealing steps involved in assembling the full structure. The materials used in this multilayer device architecture have continued to change over decades to compensate for the otherwise increasing electrical resistance as interconnects between layers shrink into the nanometer regime. These microelectronic materials and architectures continue to evolve in order to achieve higher speeds, reliability, and packing density. This continuing evolution highlights the importance of interfaces since they are an increasing proportion of the entire structure as circuit sizes decrease and become ever more complex.




Figure 1.3 Multilayer, multi-material interconnect architectures at the nanoscale. Feature size of interconnects at right is 45 nm [1].

Besides transistors, many other electronic devices rely on interfaces for their operation. For example, solar cells operate by converting incident light into free electrons and holes that separate and generate current or voltage in an external circuit. The charge separation requires built-in electric fields that occur at metal–semiconductor or semiconductor–semiconductor interfaces. These will be discussed in later chapters. Transistors without metal gates are another such device. Channel current is controlled instead by molecules that adsorb on this otherwise free surface, exchanging charge and inducing electric fields analogous to that of a gate. Interfaces are also important in devices that generate photons, microwaves, and acoustic waves. These devices require low resistance contacts to inject current or apply voltage to the layer that generates the radiation. Otherwise, power is lost at these contacts, reducing or totally blocking power conversion inside the semiconductor. Semiconductor cathodes that emit electrons when excited by incident photons are also sensitive to surface conditions. Surface chemical treatments of specific semiconductors are required in order to promote the emission of multiple electrons when struck by single photons, useful for electron pulse generation or photomultipliers.

For devices on the quantum scale, surfaces and interfaces have an even larger impact. A prime example is the quantum well, one of the workhorses of optoelectronics. Here a semiconductor is sandwiched between two larger gap semiconductors that localize both electrons and holes in the smaller gap semiconductor. This spatial overlap between electrons and holes increases electron–hole recombination and light emission. Since the quantum well formed by this sandwich is only a few monolayers thick, the allowed energies of electrons and holes inside the well are quantized at discrete energies, which promotes efficient carrier population inversion and laser light emission. Imperfections at the interfaces of these quantum wells introduce alternative pathways for recombination that reduce the desired emission involving the quantized states. Such recombination is even more serious for three-dimensional quantum wells, termed *quantum dots*. Another such example is the *two-dimensional electron gas* (2DEG) formed when charges accumulate in narrow interfacial layers, only a few tens of nanometers thick, between two semiconductors. The high carrier concentration, high mobility 2DEG is the basis of *high electron mobility transistors* (HEMTs). As with quantum wells, lattice defects at the interface can produce local electric fields that scatter charges, reduce mobility, and alter or even destroy the 2DEG region. Yet another quantum-scale structure whose interfaces play a key role is the *cascade laser*, based on alternating high- and low-bandgap semiconductors. In this structure, charge must tunnel through monolayer thin barrier layers, formed by the higher band gap semiconductors, into quantized energy levels. Here again, efficient tunneling depends on interfaces without significant imperfections that could otherwise introduce carrier scattering.

In addition to carrier scattering and recombination, the alignment of energy levels between constituents is a major feature of interfaces. How energy levels align between a semiconductor and a metal, as well as between two semiconductors, is a fundamental issue that is still not well understood. The interface band alignment determines the barriers to charge transport between constituents and the carrier confinement between them. There are several factors that can play a role: (i) the band structure of the constituents at the junction, (ii) the conditions under which the interface forms, and (iii) any subsequent thermal or chemical processing. Hence, it is important to measure and understand the properties of these interfaces at the microscopic, indeed atomic, level in order to learn and