

计算机组成与设计

硬件/软件接口

(英文版·第3版)



COMPUTER ORGANIZATION AND DESIGN

THE HARDWARE / SOFTWARE INTERFACE



DAVID A. PATTERSON JOHN L. HENNESSY



(美)

David A. Patterson 加州大学伯克利分校 John L. Hennessy

斯坦福大学



机械工业出版社 China Machine Press

计算机组成与设计

硬件/软件接口

(英文版·第3版)


Computer Organization and Design

The Hardware/Software Interface

(Third Edition)

David A. Patterson
加州大学伯克利分校
John L. Hennessy
斯坦福大学

著



David A. Patterson and John L. Hennessy: Computer Organization and Design: The Hardware/Software Interface, Third Edition (ISBN: 1-55860-604-1 ISBN-13: 978-1-55860-604-3).

Original English language edition copyright © 2005 by Elsevier Inc. All rights reserved.

Authorized English language reprint edition published by the Proprietor.

ISBN: 981-259-715-8 ISBN-13: 978-981-259-715-1

Copyright © 2006 by Elsevier (Singapore) Pte Ltd.

Printed in China by China Machine Press under special arrangement with Elsevier (Singapore)
Pte Ltd. This edition is authorized for sale in China only, excluding Hong Kong SAR and Taiwan.

Unauthorized export of this edition is a violation of the Copyright Act. Violation of this Law is subject to Civil and Criminal Penalties.

本书英文影印版由Elsevier (Singapore) Pte Ltd.授权机械工业出版社在中国大陆境内独家发行。本版仅限在中国境内(不包括香港特别行政区及台湾地区)出版及标价销售。未经许可之出口,视为违反著作权法,将受法律之制裁。

版权所有,侵权必究。

本书法律顾问 北京市展达律师事务所

本书版权登记号: 图字: 01-2006-3122

图书在版编目 (CIP) 数据

计算机组成与设计:硬件/软件接口(英文版·第3版)/(美)帕特森(Patterson, D. A.)等著. - 北京:机械工业出版社,2006.7

(经典原版书库)

书名原文: Computer Organization and Design: The Hardware/Software Interface, Third Edition ISBN 7-111-19339-3

I. 计··· Ⅱ. 帕··· Ⅲ. ① 计算机体系结构 - 英文 ② 微型计算机 - 接口设备 - 英文 IV. ① TP303 ② TP364

中国版本图书馆CIP数据核字(2006)第062551号

机械工业出版社(北京市西城区百万庄大街22号 邮政编码 100037) 责任编辑: 迟振春 北京中兴印刷有限公司印刷 ・新华书店北京发行所发行 2006年7月第1版第1次印刷 186mm×240mm ・ 41.5印张 定价: 85.00元 (附光盘)

凡购本书,如有倒页、脱页、缺页,由本社发行部调换 本社购书热线 (010) 68326294

MIPS Reference Data



				-	-
CORE INSTRUCTI		T			
	MNE-	ron			OPCODE
NAME	MON-	MAT			FUNCT (Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	Charles and Comment
Add Immediate	addi	ï	the state of the s	(2)	8 _{hex}
Add Imm, Unsigned	addiu	1	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]	(2)	0/21hex
And	and	R	R[rd] = R[rs] & R[rt]		0/24hex
And Immediate	andi	1	R[rt] = R[rs] & ZeroExtImm	(2)	
	anux		if(R[rs]=R[rt])	(3)	chex
Branch On Equal	beq	1	PC=PC+4+BranchAddr	(4)	4 _{hex}
Branch On Not Equa	Ihna	1.	if(R[rs]!=R[rt])		5 _{bex}
Dianen Ou 1101 Equa			PC=PC+4+BranchAddr	(4)	
Jump	1	J	PC=JumpAddr	(5)	2 _{hex}
Jump And Link	jal	J	R[31]=PC+4;PC=JumpAddr	(5)	3 _{hex}
Jump Register	ir	R	PC=R[rs]		0 / 08 _{hex}
Load Byte Unsigned	lbu	1	$R[rt]=\{24\text{'b0,M}[R[rs] + \text{SignExtImm}](7:0)\}$	(2)	0/24 _{hex}
Load Halfword			R[rt]={16'b0,M[R[rs]	(2)	
Unsigned	1hu	1	+SignExtImm](15:0)}	(2)	0 / 25 _{hex}
Load Upper Imm.	lui	1	R[rt] = {imm, 16'b0}		fhex
Load Word	lw.	I	R[rt] = M[R[rs] + SignExtImm]	(2)	0 / 23 _{hex}
Nor	nor	R.	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 _{hex}
Or	or	R	R[rd] = R[rs] R[rt] .		0/25 _{hex}
Or Immediate	ori	1	R[rt] = R[rs] ZeroExtImm	(3)	dhex
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0/2a _{bex}
Set Less Than Imm.	slti	1	R[rt] = (R[rs] < SignExtImm)		a _{hex}
	170 45		?1:0 .	(2)	nex
Set Less Than Imm. Unsigned	sltíu	1	R[rt] = (R[rs] < SignExtImm) $? 1:0 (2$)(6)	b _{hex}
Set Less Than		1			
Unsigned	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	0/2bhex
Shift Left Logical	sll	R	R[rd] = R[rs] << shamt		0/00 _{hex}
Shift Right Logical	srl	R	R[rd] = R[rs] >> shamt		0 / 02 _{hex}
Store Byte	sb	î	M[R[rs]+SignExtImm](7:0) =		28 _{hex}
			R[rt](7:0)	(2)	(CONTRACTO)
Store Halfword	sh	1	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 _{hex}
Store Word	SW	1	M[R[rs]+SignExtImm] = R[rt]	(2)	2b _{hex}
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0 / 22 _{bex}
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0/23 _{bex}
I Tomburk			se overflow exception		
			mm = { 16{immediate[15]}, imm	edia	te }
			mm = { 16{1b'0}, immediate } ddr = { 14{immediate[15]}, imm	edia	re 2"h0 1
			tr = { PC[31:28], address, 2'b0		.,
	1610-	Marie W.	A second description of second second second	. 4	

Subtra	ect	sub	R	R[rd] = R	[rs] - R[rt]	(1) 0/22 _{bex}
Subtra	ect Unsigned	subu	R	R[rd] = R	[rs] - R[rt]		0 / 23 _{bex}
		(2) Sig (3) Zer (4) Bra (5) Jun (6) Ope	nExt oExt nch/ npAc	Imm = { 10 Imm = { 10 Addr = { 14 Idr = { Po Is consider	(1b'0), imr (immediate) [31:28], add	[15]}, immedi	ate, 2*b0)
BASI	CINSTRUC	TION FO	RM	ATS	might come		
R	opcode	rs	3	rt	rd	shamt	funct
	31 2	6 25	21 2	90 1	5 15 11	10 65	0
1	opcode	rs		rt	100	immediate	
				-	-		

ANTIMIETIC CO		inu	CHON SEI	OPCODE
	MNE-		constitution with the color over	FMT/FT/
	MON-			FUNCT
NAME	IC	MAT		(Hex)
Branch On FP True	bolt	FI	if(FPcond)PC=PC+4+BranchAddr (4)	
Branch On FP False	belf	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0///1a
Divide Unsigned	divn	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add Double	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} + (F[ft],F[ft+1])$	11/11//0
FP Compare Single	C.X.5*	FR	FPcond = (F[fs] op F[ft])?1:0	11/10//y
FP Compare Double	c.x.d*	-	FPcond = $({F[fs],F[fs+1]})$ op ${F[ft],F[ft+1]})?1:0$	11/11/-/y
			=, <, or <=) (y is 32, 3c, or 3e)	
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10/-/3
FP Divide Double	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[ft],F[ft+1]}$	11/11/-/3
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply Double	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} * {F[ft],F[ft+1]}$	11/11//2
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10/-/1
FP Subtract Double	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} - {F[ft],F[ft+1]}$	11/11//1
Load FP Single	lwcl	1	F[rt]=M[R[rs]+SignExtImm] (2	31//
Load FP Double	ldc1	I	F[rt]=M[R[rs]+SignExtImm]; (2 F[rt+1]=M[R[rs]+SignExtImm+4]	35///
Move From Hi	mfhi	R	R[rd] = Hi	0/-/-/10
Move From Lo	mflo	R	R[rd] = Lo	0 ///12
Move From Control	mfc0	R	R[rd] = CR[rs]	16 /0//0
Multiply	mult	R	${Hi,Lo} = R[rs] * R[rt]$	0///18
Multiply Unsigned	multu	R	$\{Hi,Lo\} = R[rs] * R[rt] $ (6	0///19
Store FP Single	swcl	1	M[R[rs]+SignExtImm] = F[rt] (2)	39/-/-/-
Store FP Double	sdcl	1	M[R[rs]+SignExtImm] = F[rt]; (2 M[R[rs]+SignExtImm+4] = F[rt+1]	3d//
			the state of the same of the s	

FLOATING POINT INSTRUCTION FORMATS

FR	opcode			fmt			ft	100	fs	fd		funct	a
	31	26	25	195	21	20	16	15	11	10	6.5	100	0
FI	opcode		4	fmt		85	ft	71		imme	diate		15
	31	26	25	-	21	20	16	15	1000	-		9-30	0

г	SECONO INSTRUCTION SE		
	NAME	MNEMONIC	OPERATION
	Branch Less Than	blt	if(R[rs] <r[rt]) pc="Label</td"></r[rt])>
	Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
	Branch Less Than or Equal	ble	if(R[rs]<=R[rt]) PC = Label
	Branch Greater Than or Equal	bge	if(R[rs]>=R[rt]) PC = Label
	Load Immediate	11	R[rd] = immediate
	Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
Sat	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No .
Sk0-5k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
Sfp	30	Frame Pointer	Yes
Sra	- 31	Return Address	Yes

Copyright 2005 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 3rd ed.

	(1) MIPS	(2) MIPS	ISION,		Hexa-	ASCII	L	Hexa-	ASCI
opcode	funct	funct	Binary	Deci-		Char-	Deci-	deci-	Char-
31:26)	(5:0)	(5:0)	Duna	mal	mal	acter	mai	mal	acter
	s11	add.f	00 0000	0	111811	NUL	64	40	(a)
(1)	311				1		65		
715 C Y		sub,f	00 0001	1		SOH		41	A
1		mul.f	00 0010		2	STX	66	42	B
jal	sra	div.f	00 0011		3	ETX	67	43	C
beq	sllv	sqrt.f	00 0100		4	EOT	68	44	D
bne		abs.f	00 0101	5	5	ENQ	69	45	E
blez	srlv	mov.f	00 0110		6	ACK	70	46	F
bgtz	srav	neg.f	00 0111	7	7	BEL	71	47	G
addi	jr .		00 1000		8	BS	72	48	H
addiu	jalr		00 1001	9	9	HT	73	49	1
slti	MOVE		00 1010	10	a	LF	74	4a	1
sltiu	movn		00 1011	- 11	b	VT	75	4b	K
andi	syscall	round.w.f	00 1100	12	C	FF .	76	4c	L
ori	break	trunc.w.f	00 1101	13	d	CR	77	4d	M
xori		ceil.w.f	00 1110	14	e	SO	78	4e	N
lui	sync	floor.wf	00 1111		f	SI	79	4f	0
- 17	mfhi		01 0000		10	DLE	80	50	P
(2)	mthi		01 0001	17	11	DCI	81	51	Q
(4)	mflo	movzf	01 0010		12	DC2	82	52	R
	mtlo		01 0011	19	13	DC3	83	53	S
	wero	movn.J			14	DC4	84	54	
			01 0100						T
			01 0101	21	15	NAK	85	55	v
			01 0110		16	SYN	86	56	
	1,00		01 0111	23	17	ETB	87	57	W
	mult		01 1000		18	CAN	88	58	X
	multu		01 1001	25	19	EM	89	59	Y
	div		01 1010		- la	SUB	90	5a	Z
Maria I	divu		01 1011	27	16	ESC	91	5b	
	di Zan	5.5	01 1100	28	le	FS	92	5c	1
			01 1101	29	1d	GS	93	5d	1
			01 1110	30	le	RS	94	5e	A
			01 1111	31	1f	US	95	5f	
1b	add	cvt.s.f	10 0000		20	Space	96	60	- 4
lh	addu	cvt.d.f	10 0001	33	21	!	97	61	a
lwi	sub	cruig	10 0010	34	22		98	62	b
			10 0011	35	23	#	99	63	c
						5	27		
	subu		TA ATAA	32			100	64	- 4
1bu	and	cvt.w/	10 0100	36	24		100	64	d
lbu lhu	and or	cvt.w.	10 0101	37	25	%	101	65	e
lbu lhu	or xor	cvt.w/	10 0101 10 0110	37 38	25 26		101 102	65 66	e f
lbu lhu lwr	and or	cvt.w/	10 0101 10 0110 10 0111	37 38 39	25 26 27	% &	101 102 103	65 66 67	e f
lbu lhu lwr	or xor	cvt.w/	10 0101 10 0110 10 0111 10 1000	37 38 39 40	25 26 27 28	%	101 102 103 104	65 66 67 68	e f g h
lbu lhu lwr	or xor	cvt.w/	10 0101 10 0110 10 0111 10 1000 10 1001	37 38 39 40 41	25 26 27 28 29	%	101 102 103 104 105	65 66 67 68 69	e f g
lbu lhu lwr sb sh	or xor	cvt.w/	10 0101 10 0110 10 0111 10 1000 10 1001 10 1010	37 38 39 40 41 42	25 26 27 28 29 2a	% &	101 102 103 104 105 106	65 66 67 68 69 6a	e f g h
lbu lhu lwr sb sh swl	or xor nor	cvt.w/	10 0101 10 0110 10 0111 10 1000 10 1001 10 1010 10 1011	37 38 39 40 41 42 43	25 26 27 28 29 2a 2b	%	101 102 103 104 105 106 107	65 66 67 68 69 6a 6b	e f g h i j k
lbu lhu lwr sb sh swl	and or xor nor	cvt.w/	10 0101 10 0110 10 0111 10 1000 10 1001 10 1010	37 38 39 40 41 42	25 26 27 28 29 2a	% &	101 102 103 104 105 106	65 66 67 68 69 6a	e f g h
lbu lhu lwr sb sh swl	and or xor nor	cvt.w/	10 0101 10 0110 10 0111 10 1000 10 1001 10 1010 10 1011	37 38 39 40 41 42 43	25 26 27 28 29 2a 2b	% & () +	101 102 103 104 105 106 107	65 66 67 68 69 6a 6b	e f g h i j k
lbu lhu lwr sb sh swl swl	and or xor nor	cvt.w/	10 0101 10 0110 10 0111 10 1000 10 1001 10 1010 10 1011	37 38 39 40 41 42 43	25 26 27 28 29 2a 2b 2c	% &	101 102 103 104 105 106 107	65 66 67 68 69 6a 6b 6c	e f g h i j k
lbu lhu lwr sb sh swl sw	and or xor nor	cvt.w/	10 0101 10 0110 10 0111 10 1000 10 1001 10 1010 10 1011 10 1100 10 1101 10 1110	37 38 39 40 41 42 43 44 45 46	25 26 27 28 29 2a 2b 2c 2d 2e	% &	101 102 103 104 105 106 107 108 109 110	65 66 67 68 69 6a 6b 6c 6d 6e	e f g h i j k l m
lbu lhu lwr sb sh swl sw	and or xor nor	sayo sayo sayo sadapis	10 0101 10 0110 10 0111 10 1000 10 1001 10 1010 10 1011 10 1100 10 1101 10 1110 10 1111	37 38 39 40 41 42 43 44 45 46 47	25 26 27 28 29 2a 2b 2c 2d 2e 2f	% & - - - -	101 102 103 104 105 106 107 108 109 110	65 66 67 68 69 6a 6b 6c 6d 6e 6f	e f g h i j k l m n o
lbu lhu lwr sb sh swl sw swr cache	and or xor nor slt sltu	tayyo	10 0101 10 0110 10 0111 10 1000 10 1001 10 1010 10 1011 10 1100 10 1111 10 1110 10 1111	37 38 39 40 41 42 43 44 45 46 47 48	25 26 27 28 29 2a 2b 2c 2d 2e 2f 30	% & . · · · · · · · · · · · · · · · · · ·	101 102 103 104 105 106 107 108 109 110 111	65 66 67 68 69 6a 6b 6c 6d 6e 6f 70	e f g h i j k l m n o p
lbu lhu lwr sb sh swl sw cache ll lwcl	and or xor nor slt sltu	c.t/ c.un/	10 0101 10 0110 10 0111 10 1000 10 1001 10 1010 10 1011 10 1100 10 1110 10 1111 11 0000 11 0001	37 38 39 40 41 42 43 44 45 46 47 48 49	25 26 27 28 29 2a 2b 2c 2d 2e 2f 30 31	% & . · · · · · · · · · · · · · · · · · ·	101 102 103 104 105 106 107 108 109 110 111 112 113	65 66 67 68 69 6a 6b 6c 6d 6e 6f 70 71	e f g h i j k l m n o p q
lbu lhu lwr sb sh swl swr cache ll lwc1 lwc2	and or xor nor slt sltu	c.t/ c.un/ c.eq/	10 0101 10 0110 10 0111 10 1000 10 1001 10 1010 10 1011 10 1100 10 1111 11 0000 11 0001 11 0010	37 38 39 40 41 42 43 44 45 46 47 48 49 50	25 26 27 28 29 2a 2b 2c 2d 2e 2f 30 31 32	% &	101 102 103 104 105 106 107 108 109 110 111 112 113 114	65 66 67 68 69 6a 6b 6c 6d 6e 6f 70 71 72	e f g h i j k l m n o p q r
lbu lhu lwr sb sh swl swr cache ll lwc1 lwc2	and or xor nor slt sltu	c.ff c.unf c.eqf c.ueqf	10 0101 10 0110 10 0111 10 1000 10 1001 10 1001 10 1010 10 1101 10 1110 10 1111 11 10000 11 0010 11 0010	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51	25 26 27 28 29 2a 2b 2c 2d 2e 2f 30 31 32 33	% & . · · · · · · · · · · · · · · · · · ·	101 102 103 104 105 106 107 108 109 110 111 112 113 114 115	65 66 67 68 69 6a 6b 6c 6d 6e 6f 70 71 72 73	e f g h i j k l m n o p q r s
lbu lhu lwr sb sh swl swr cache ll lwcl lwc2 pref	and or xor nor slt sltu	c.ff c.unf c.eqf c.ueqf c.oltf	10 0101 10 0110 10 0111 10 1000 10 1001 10 1001 10 1010 10 110 10 1110 10 1111 11 0000 11 0011 11 0011 11 0011	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51	25 26 27 28 29 2a 2b 2c 2d 2e 2f 30 31 32 33	% & . · · · · · · · · · · · · · · · · · ·	101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116	65 66 67 68 69 6a 6b 6c 6d 6e 6f 70 71 72 73	e f g h i j k l m n o p q r s t
lbu lhu lwr sb sh swl swr cache ll lwcl lwc2 pref	and or wor nor nor sit situ	c.ff c.unf c.eqf c.ueqf c.oltf c.ultf	10 0101 10 0110 10 0111 10 1000 10 1010 10 1010 10 1011 10 1101 10 1110 10 1111 11 0000 11 0001 11 0010 11 0010 11 0101	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53	25 26 27 28 29 2a 2b 2c 2d 2e 2f 30 31 32 33 34 35	% &	101 102 103 104 105 106 107 108 109 110 111 112 113 114 115	65 66 67 68 69 6a 6b 6c 6d 6e 6f 70 71 72 73 74	e f g h i j k l m n o o p q r s t u
lbu lhu lwr sb sh swl swr cache ll lwcl lwc2 pref	and or xor nor slt sltu	c.tf c.unf c.eqf c.ueqf c.oltf c.ultf	10 0101 10 0110 10 0111 10 1000 10 1010 10 1010 10 1010 10 1101 10 1110 11 1100 11 0000 11 0001 11 0100 11 0101 11 0100 11 0101	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 51 52 53	25 26 27 28 29 2a 2b 2c 2d 2e 2f 30 31 32 33 34 35	% &	101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118	65 66 67 68 69 6a 6b 6c 6d 6e 6f 70 71 72 73 74 75 76	e f g h i j k l m n o o p q r s t u v
lbu lhu lwr sb sh swl swr cache ll lwcl lwcl pref	and or wor nor nor sit situ	c.tf c.unf c.eqf c.ueqf c.oltf c.olef c.ulef	10 0101 10 0110 10 1011 10 1000 10 1001 10 1010 10 1010 10 1100 10 1110 10 1110 11 1000 11 0010 11 0011 11 0101 11 0101 11 0101 11 0101 11 0101 11 0101	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55	25 26 27 28 29 2a 2b 2c 2d 2e 2f 30 31 32 33 34 35 36 37	% & . · · · · · · · · · · · · · · · · · ·	101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119	65 66 67 68 69 6a 6b 6c 6d 6e 6f 70 71 72 73 74 75 76 77	e f g h i j k l m n o p q r s t u v w
lbu lhu lwr sb sh swl swr cache ll lwcl lwcl pref	and or wor nor nor sit situ	c.tf c.unf c.eqf c.ueqf c.oltf c.ultf	10 0101 10 0110 10 0111 10 0111 10 1010 10 1000 10 1010 10 1101 10 1110 10 1110 11 111 11 0000 11 0010 11 0101 11 0110 11 0110 11 0110 11 0110 11 0110	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55	25 26 27 28 29 2a 2b 2c 2d 2e 2f 30 31 32 33 34 35 36 37	% &	101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119	65 66 67 68 69 6a 6b 6c 6d 6e 6f 70 71 72 73 74 75 76 77	e f g h i j k l m n o o p q r s t u v
lbu lhu lwr sb sh swl swr cache ll lwcl lwcl lwc2 pref	and or wor nor nor sit situ	c.tf c.unf c.eqf c.ueqf c.oltf c.olef c.ulef	10 0101 10 0110 10 1011 10 1000 10 1001 10 1010 10 1010 10 1100 10 1110 10 1110 11 1000 11 0010 11 0011 11 0101 11 0101 11 0101 11 0101 11 0101 11 0101	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 57	25 26 27 28 29 2a 2b 2c 2d 2e 2f 30 31 32 33 34 35 36 37	% & . · · · · · · · · · · · · · · · · · ·	101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121	65 66 67 68 69 6a 6b 6c 6d 6e 6f 70 71 72 73 74 75 76 77 77	e f g h i j k l m n o p q r s t u v w
lbu lhu lwr sb sh swl swr cache ll lwcl lwc2 pref ldcl ldc2 sc swcl	and or wor nor nor sit situ	c.tf c.unf c.eqf c.ueqf c.ultf c.olef c.ultf	10 0101 10 0110 10 0111 10 0111 10 1010 10 1000 10 1010 10 1101 10 1110 10 1110 11 111 11 0000 11 0010 11 0101 11 0110 11 0110 11 0110 11 0110 11 0110	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55	25 26 27 28 29 2a 2b 2c 2d 2e 2f 30 31 32 33 34 35 36 37	% &	101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119	65 66 67 68 69 6a 6b 6c 6d 6e 6f 70 71 72 73 74 75 76 77	e f g h i j k l m n o o p q r s t u v w x
lbu lhu lwr sb sh swl swr cache ll lwcl lwc2 pref ldcl ldc2 sc swcl	and or wor nor nor sit situ	c.tf c.unf c.unf c.oltf c.oltf c.oltf c.ulef c.stf c.neef	10 0101 10 0110 10 0111 10 0111 10 1001 10 1000 10 1010 10 1101 10 1110 10 1110 11 0000 11 0010 11 0110 11 0110 11 0110 11 0110 11 0110 11 1110 11 1110 11 1100 11 1001	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 57	25 26 27 28 29 2a 2b 2c 2d 2e 2f 30 31 32 33 34 35 36 37	% &	101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121	65 66 67 68 69 6a 6b 6c 6d 6e 6f 70 71 72 73 74 75 76 77 77	e f g h i j k l m n o p q r s t u v w x y
lbu lhu lwr sb sh swl swr cache ll lwcl lwc2 pref ldcl ldc2 sc swcl	and or wor nor nor sit situ	c.tf c.unf c.eqf c.uef c.olef c.olef c.stf c.stf c.sqlef c.sqf	10 0101 10 0110 10 0111 10 0111 10 1010 10 1001 10 1010 10 1101 10 1110 11 111 11 0000 11 0010 11 0101 11 0101 11 0110 11 0110 11 0110 11 0110 11 1010 11 1010 11 1010 11 1010 11 1010 11 1010	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 55 56 57 58	25 26 27 28 29 2a 2b 2c 2d 2e 2f 30 31 32 33 34 35 36 37 38 39 3a 3b	% &	101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 121 122 123	65 66 67 68 69 6a 6b 6c 6d 6e 6f 70 71 72 73 74 75 76 77 78 79 79	e f g h i j k l m n o p q r s t u v w x y
lw lbu	and or wor nor nor sit situ	c.tf c.unf c.eqf c.eqf c.oltf c.ultf c.ulef c.ulef c.ulef c.ulef c.nglef c.seqf c.aeqf	10 0101 10 0110 10 0111 10 0111 10 1010 10 1010 10 1010 10 1101 10 1110 10 1111 11 0000 11 0011 11 0010 11 0110 11 0110 11 0110 11 0110 11 0110 11 0110 11 0110 11 0110 11 1100 11 1001 11 1001 11 1001 11 1001 11 1001 11 1001 11 1010 11 1010	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 55 56 57 58 59 60	25 26 27 28 29 2a 2b 2c 2f 30 31 32 33 34 35 36 37 38 39 3a 3b 3c	% &	101 102 103 104 105 106 107 108 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124	65 66 67 68 69 6a 6b 6c 6d 6e 6f 70 71 72 73 74 75 76 77 78 79 70 70	e f g h i j k l m n o p q r s t u v w x y
lbu lhu lwr sb sh swl swr cache ll lwcl lwc2 pref ldcl ldc2 sc swcl	and or wor nor nor sit situ	c.tf c.unf c.eqf c.uef c.olef c.olef c.stf c.stf c.sqlef c.sqf	10 0101 10 0110 10 0111 10 0111 10 1010 10 1001 10 1010 10 1101 10 1110 11 111 11 0000 11 0010 11 0101 11 0101 11 0110 11 0110 11 0110 11 0110 11 1010 11 1010 11 1010 11 1010 11 1010 11 1010	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 55 56 57 58	25 26 27 28 29 2a 2b 2c 2d 2e 2f 30 31 32 33 34 35 36 37 38 39 3a 3b	% &	101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 121 122 123	65 66 67 68 69 6a 6b 6c 6d 6e 6f 70 71 72 73 74 75 76 77 78 79 79	e f g h i j k l m n o p q r s t u v w x y

(1) opcode(31:26) = 0 (2) opcode(31:26) = 17_{ten} (11_{bex}); if fmt(25:21)= 16_{ten} (10_{bex}) f = s (single); if fmt(25:21)= 17_{ten} (11_{bex}) f = d (double)

STANE	DAF	HD CH			IEEE	754 Sym	bols	
					ponent	Fraction	Object	
(-1)S×	(1 -	Fraction) ×	2(Exponent - Bi	as)	0 0 ±			
		igle Precision			0	≠0	± Denorm ng ± Fl. Pt. Num. ±∞	
		recision Bias		1 to l	I - XAN	anything		
- Emil	HCV.	Carrier	Carly security	N	1AX	0		
IEEE S	EEE Single Precision and			No and A	(AX	≠0	NaN	
Double	e Pr	recision For	mats:	S.P.	MAX =	255, D.P. N	1AX = 2047	
	S	Exponent	In the State of	- to F	raction	And Yames	25 - 25-2	
- 1	31	30	23 22	ates at the tall			0	
1000	S	Expone	nt	and the same	Fraction			
100	63	62	52 51	100			0	
MEMO	RY	ALLOCATI	ON	STAC	K FRAM	AE .		
\$sp =	•	7fff fffc _{hex}	Stack	HOT-09	Ars	ument 6	Higher Memory	
		800	*3	Sfp -	An	rument 5	Addresses	
		1000	•			I The advisor		

Dynamic Data

Static Data

Text

Reserved

IEEE 754 FLOATING POINT

\$gp-▶1000 8000⊾

pc →0040 0000_{her}

1000 0000_{be}

0

Stack

Grows

Lower Memory Addresses

Local Variables

			Doub	le Word	1 8 -	any T	
2010	Wo	rd			W	/ord	
Half	Word	Half	Word	Half	Word	Half	Word
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte

Ssp_

Value of three least significant bits of byte address (Big Endian)

BD = Branch Delay, UM = User Mode, EL = Exception Level,IE =Interrupt Enable

EXCEPTION CODES

Num ber	Name	Cause of Exception	Num	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdE	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

SIZE PREFIXES (10x for Disk, Communication; 2x for Memory)

SIZE	PRE- FIX	SIZE	PRE- FIX	SIZE	PRE- FIX	SIZE	PRE-
103, 210	Kilo-	1015, 250	Peta-	10-3	milli-	10-15	femto-
106, 220	Mega-	1018, 260	Exa-	10-6	micro-	10-18	atto-
109, 230	Giga-	1021, 270	Zetta-	10-9	nano-	10-21	zepto-
1012, 240	Tera-	1024, 280	Yotta-	10-12	pico-	10-24	yocto-

出版者的话

文艺复兴以降,源远流长的科学精神和逐步形成的学术规范,使西方国家在自然科学的各个领域取得了垄断性的优势;也正是这样的传统,使美国在信息技术发展的六十多年间名家辈出、独领风骚。在商业化的进程中,美国的产业界与教育界越来越紧密地结合,计算机学科中的许多泰山北斗同时身处科研和教学的最前线,由此而产生的经典科学著作,不仅擘划了研究的范畴,还揭橥了学术的源变,既遵循学术规范,又自有学者个性,其价值并不会因年月的流逝而减退。

近年,在全球信息化大潮的推动下,我国的计算机产业发展迅猛,对专业人才的需求日益 迫切。这对计算机教育界和出版界都既是机遇,也是挑战,而专业教材的建设在教育战略上显 得举足轻重。在我国信息技术发展时间较短、从业人员较少的现状下,美国等发达国家在其计 算机科学发展的几十年间积淀的经典教材仍有许多值得借鉴之处。因此,引进一批国外优秀计 算机教材将对我国计算机教育事业的发展起积极的推动作用,也是与世界接轨、建设真正的世 界一流大学的必由之路。

机械工业出版社华章图文信息有限公司较早意识到"出版要为教育服务"。自1998年开始,华章公司就将工作重点放在了遴选、移译国外优秀教材上。经过几年的不懈努力,我们与Prentice Hall, Addison-Wesley, McGraw-Hill, Morgan Kaufmann等世界著名出版公司建立了良好的合作关系,从它们现有的数百种教材中甄选出Tanenbaum, Stroustrup, Kernighan, Jim Gray等大师名家的一批经典作品,以"计算机科学丛书"为总称出版,供读者学习、研究及庋藏。大理石纹理的封面,也正体现了这套丛书的品位和格调。

"计算机科学丛书"的出版工作得到了国内外学者的鼎力襄助,国内的专家不仅提供了中肯的选题指导,还不辞劳苦地担任了翻译和审校的工作,而原书的作者也相当关注其作品在中国的传播,有的还专程为其书的中译本作序。迄今,"计算机科学丛书"已经出版了近百个品种,这些书籍在读者中树立了良好的口碑,并被许多高校采用为正式教材和参考书籍,为进一步推广与发展打下了坚实的基础。

随着学科建设的初步完善和教材改革的逐渐深化,教育界对国外计算机教材的需求和应用都步入一个新的阶段。为此,华章公司将加大引进教材的力度,在"华章教育"的总规划之下出版三个系列的计算机教材:除"计算机科学丛书"之外,对影印版的教材,则单独开辟出"经典原版书库",同时,引进全美通行的教学辅导书"Schaum's Outlines"系列组成"全美经典学习指导系列"。为了保证这三套丛书的权威性,同时也为了更好地为学校和老师们服务,华章公司聘请了中国科学院、北京大学、清华大学、国防科技大学、复旦大学、上海交通大学、南京大学、浙江大学、中国科技大学、哈尔滨工业大学、西安交通大学、中国人民大学、北京航空航天大学、北京邮电大学、中山大学、解放军理工大学、郑州大学、湖北工学院、中国国

家信息安全测评认证中心等国内重点大学和科研机构在计算机的各个领域的著名学者组成"专家指导委员会",为我们提供选题意见和出版监督。

这三套丛书是响应教育部提出的使用外版教材的号召,为国内高校的计算机及相关专业的教学度身订造的。其中许多教材均已为M. I. T., Stanford, U.C. Berkeley, C. M. U. 等世界名牌大学所采用。不仅涵盖了程序设计、数据结构、操作系统、计算机体系结构、数据库、编译原理、软件工程、图形学、通信与网络、离散数学等国内大学计算机专业普遍开设的核心课程,而且各具特色——有的出自语言设计者之手、有的历经三十年而不衰、有的已被全世界的几百所高校采用。在这些圆熟通博的名师大作的指引之下,读者必将在计算机科学的宫殿中由登堂而入室。

权威的作者、经典的教材、一流的译者、严格的审校、精细的编辑,这些因素使我们的图书有了质量的保证,但我们的目标是尽善尽美,而反馈的意见正是我们达到这一终极目标的重要帮助。教材的出版只是我们的后续服务的起点。华章公司欢迎老师和读者对我们的工作提出建议或给予指正,我们的联系方法如下:

简价都。有的记忆得为其名的中原本供源。当然。"日本和那是山东"。已经出现了完富个品种。

电子邮件: hzjsj@hzbook.com 联系电话: (010) 68995264

联系地址:北京市西城区百万庄南街1号

邮政编码: 100037

专家指导委员会

(按姓氏笔画顺序)

尤晋元 冯博琴 史忠植 珊 史美林 王 石教英 吕 建 孙玉芳 吴世忠 吴时霖 张立昂 李伟琴 李师贤 李建中 杨冬青 周伯生 邵维忠 陆丽娜 陆鑫达 陈向群 周克定 周傲英 孟小峰 岳丽华 范 明 袁崇义 郑国梁 施伯乐 钟玉琢 唐世渭 高传善 梅宏 程时端 谢希仁 程旭 裘宗燕 戴 葵

Preface review and appropriate and advantage and an according

The most beautiful thing we can experience is the mysterious.

It is the source of all true art and science.

Albert Einstein, What I Belleve, 1930

About This Book

We believe that learning in computer science and engineering should reflect the current state of the field, as well as introduce the principles that are shaping computing. We also feel that readers in every specialty of computing need to appreciate the organizational paradigms that determine the capabilities, performance, and, ultimately, the success of computer systems.

Modern computer technology requires professionals of every computing specialty to understand both hardware and software. The interaction between hardware and software at a variety of levels also offers a framework for understanding the fundamentals of computing. Whether your primary interest is hardware or software, computer science or electrical engineering, the central ideas in computer organization and design are the same. Thus, our emphasis in this book is to show the relationship between hardware and software and to focus on the concepts that are the basis for current computers.

The audience for this book includes those with little experience in assembly language or logic design who need to understand basic computer organization as well as readers with backgrounds in assembly language and/or logic design who want to learn how to design a computer or understand how a system works and why it performs as it does.

About the Other Book

Some readers may be familiar with Computer Architecture: A Quantitative Approach, popularly known as Hennessy and Patterson. (This book in turn is called Patterson and Hennessy.) Our motivation in writing that book was to describe the principles of computer architecture using solid engineering funda-

mentals and quantitative cost/performance trade-offs. We used an approach that combined examples and measurements, based on commercial systems, to create realistic design experiences. Our goal was to demonstrate that computer architecture could be learned using quantitative methodologies instead of a descriptive approach. It is intended for the serious computing professional who wants a detailed understanding of computers.

A majority of the readers for this book do not plan to become computer architects. The performance of future software systems will be dramatically affected, however, by how well software designers understand the basic hardware techniques at work in a system. Thus, compiler writers, operating system designers, database programmers, and most other software engineers need a firm grounding in the principles presented in this book. Similarly, hardware designers must understand clearly the effects of their work on software applications.

Thus, we knew that this book had to be much more than a subset of the material in *Computer Architecture*, and the material was extensively revised to match the different audience. We were so happy with the result that the subsequent editions of *Computer Architecture* were revised to remove most of the introductory material; hence, there is much less overlap today than with the first editions of both books.

Changes for the Third Edition

We had six major goals for the third edition of *Computer Organization and Design*: make the book work equally well for readers with a software focus or with a hardware focus; improve pedagogy in general; enhance understanding of program performance; update the technical content to reflect changes in the industry since the publication of the second edition in 1998; tie the ideas from the book more closely to the real world *outside* the computing industry; and reduce the size of this book.

First, the table on the next page shows the hardware and software paths through the material. Chapters 1, 4, and 7 are found on both paths, no matter what the experience or the focus. Chapters 2 and 3 are likely to be review material for the hardware-oriented, but are essential reading for the software-oriented, especially for those readers interested in learning more about compilers and object-oriented programming languages. The first sections of Chapters 5 and 6 give overviews for those with a software focus. Those with a hardware focus, however, will find that these chapters present core material; they may also, depending on background, want to read Appendix B on logic design first and the sections on microprogramming and how to use hardware description languages to specify control. Chapter 8 on input/output is key to readers with a software focus and should be read if time permits by others. The last chapter on multiprocessors and clusters is again a question of time for the reader. Even the history sections show this balanced focus; they include short histories of programming languages, compilers, numerical software, operating systems, networking protocols, and databases.

Chapter or Appendix	Sections	Software Focus	Hardware Focu
1. Computer Abstractions	1.1 to 1.6	20	20
and Technology	1.7 (History)	77	DE
n below to provide the h	2.1 to 2.11	200	DE C
the "Check yourself" section	2.12 (Compilers)	DO	was here's
2. Instructions: Language	2.13 (C sort)	200	EC
of the Computer	2.14 (Java)	DO	and and a
e To You'l Smell you or	2.15 to 2.18	20	DE
an land and and and are limit of	2.19 (History)	20	200
de la companya de la	3.1 to 3.9	20	PU
3. Arithmetic for Computers	3.10 (History)	20	DE
D. RISC instruction set architectures	D.1 to D.19	200	Witness III
4. Assessing and Understanding	4.1 to 4.6	20	20
Performance	4.7 (History)	20	20
B. The Basics of Logic Design	B.1 to B.13	STRUCK VOENS	PQ
sometime lastracting professions	5.1 (Overview)	70	22
ove the medellying plincip	5.2 to 5.7	traction about a	20
5. The Processor: Datapath and Control	5.8 (Microcode)	toxic uno se	DO
	5.9 (Verilog)	bruderobrut	200
	5.10 to 5.12		
se sections often give comm	5.13 (History)		200
C. Mapping Control to Hardware	C.1 to C.6	least, in the chi	DO
the strenger to place to the law	6.1 (Overview)		
with 200 million repaired	6.2 to 6.6	on the region	200
6. Enhancing Performance with	6.7 (verilog)	men pound a	200
Pipelining and the state of	6.8 to 6.9	trook over heer	200
on after bard-bard and he	6.10 to 6.12	20	700
are recent lamba, it also refer	6.13 (History)	200	200
7. Large and Fast: Exploiting	7.1 to 7.8	ALL DE MI	200
Memory Hierarchy	7.9 (History)	TO DO NOT	DO
The second second second	8.1 to 8.2	-	DO
8. Storage, Networks, and	8.3 (Networks)		Da
Other Peripherals	8.4 to 8.10	20	DO
no saftmania terminago	8.13 (History)	DO	DO
AVERTHER SHOULD STREET	9.1 to 9.10	DO	a real and
Multiprocessors and Clusters	9.11 (History)	व्य	area show
A. Assemblers, Linkers, and the SPIM Simulator	A.1 to A.12	DQ.	Da
Computers in the Real World	Between Chapters	20	DO

Read carefully

200

Read if have time



Reference

DO

Review or read

DO

Read for culture

DO

The next goal was to improve the exposition of the ideas in the book, based on difficulties mentioned by readers of the second edition. We added five new book elements to help. To make the book work better as a reference, we placed definitions of new terms in the margins at their first occurrence. We hope this will help readers find the sections when they want to refer back to material they have already read. Another change was the insertion of the "Check Yourself" sections, which we added to help readers to check their comprehension of the material on the first time through it. A third change is that added extra exercises in the "For More Practice" section. Fourth, we added the answers to the "Check Yourself" sections and to the For More Practice exercises to help readers see for themselves if they understand the material by comparing their answers to the book. The final new book element was inspired by the "Green Card" of the IBM System/360. We believe that you will find that the MIPS Reference Data Card will be a handy reference when writing MIPS assembly language programs. Our idea is that you will remove the card from the front of the book, fold it in half, and keep it in your pocket, just as IBM S/360 programmers did in the 1960s.

Third, computers are so complex today that understanding the performance of a program involves understanding a good deal about the underlying principles and the organization of a given computer. Our goal is that readers of this book should be able to understand the performance of their programs and how to improve it. To aid in that goal, we added a new book element called "Understanding Program Performance" in several chapters. These sections often give concrete examples of how ideas in the chapter affect performance of real programs.

Fourth, in the interval since the second edition of this book, Moore's law has marched onward so that we now have processors with 200 million transistors, DRAM chips with a billion transistors, and clock rates of multiple gigahertz. The "Real Stuff" examples have been updated to describe such chips. This edition also includes AMD64/IA-32e, the 64-bit address version of the long-lived 80x86 architecture, which appears to be the nemesis of the more recent IA-64. It also reflects the transition from parallel buses to serial networks and switches. Later chapters describe Google, which was born after the second edition, in terms of its cluster technology and in novel uses of search.

Fifth, although many computer science and engineering students enjoy information technology for technology's sake, some have more altruistic interests. This latter group tends to have more women and underrepresented minorities. Consequently, we have added a new book element, "Computers in the Real World," two-page layouts found between each chapter. Our perspective is that information technology is more valuable for humanity than most other topics you could study—whether it is preserving our art heritage, helping the Third World, saving our environment, or even changing political systems—and so we demonstrate our view with concrete examples of nontraditional applications. We think readers of these segments will have a greater appreciation of the computing culture beyond

the inherently interesting technology, much like those who read the history sections at the end of each chapter

Finally, books are like people: they usually get larger as they get older. By using technology, we have managed to do all the above and yet shrink the page count by hundreds of pages. As the table illustrates, the core portion of the book for hardware and software readers is on paper, but sections that some readers would value more than others are found on the companion CD. This technology also allows your authors to provide longer histories and more extensive exercises without concerns about lengthening the book. Once we added the CD to the book, we could then include a great deal of free software and tutorials that many instructors have told us they would like to use in their courses. This hybrid paper-CD publication weighs about 30% less than it did six years ago—an impressive goal for books as well as for people.

Instructor Support

We have collected a great deal of material to help instructors teach courses using this book. Solutions to exercises, figures from the book, lecture notes, lecture slides, and other materials are available to adopters from the publisher. Check the publisher's Web site for more information:

www.mkp.com/companions/1558606041

Concluding Remarks

If you read the following acknowledgments section, you will see that we went to great lengths to correct mistakes. Since a book goes through many printings, we have the opportunity to make even more corrections. If you uncover any remaining, resilient bugs, please contact the publisher by electronic mail at cod3bugs@mkp.com or by low-tech mail using the address found on the copyright page. The first person to report a technical error will be awarded a \$1.00 bounty upon its implementation in future printings of the book!

This book is truly collaborative, despite one of us running a major university. Together we brainstormed about the ideas and method of presentation, then individually wrote about one-half of the chapters and acted as reviewer for every draft of the other half. The page count suggests we again wrote almost exactly the same number of pages. Thus, we equally share the blame for what you are about to read.

Acknowledgments for the Third Edition

We'd like to again express our appreciation to Jim Larus for his willingness in contributing his expertise on assembly language programming, as well as for welcoming readers of this book to use the simulator he developed and maintains. Our

exercise editor **Dan Sorin** took on the Herculean task of adding new exercises and answers. **Peter Ashenden** worked similarly hard to collect and organize the companion CD.

We are grateful to the many instructors who answered the publisher's surveys, reviewed our proposals, and attended focus groups to analyze and respond to our plans for this edition. They include the following individuals: Michael Anderson (University of Hartford), David Bader (University of New Mexico), Rusty Baldwin (Air Force Institute of Technology), John Barr (Ithaca College), Jack Briner (Charleston Southern University), Mats Brorsson (KTH, Sweden), Colin Brown (Franklin University), Lori Carter (Point Loma Nazarene University), John Casey (Northeastern University), Gene Chase (Messiah College), George Cheney (University of Massachusetts, Lowell), Daniel Citron (Jerusalem College of Technology, Israel), Albert Cohen (INRIA, France), Lloyd Dickman (PathScale), Jose Duato (Universidad Politécnica de Valencia, Spain), Ben Dugan (University of Washington), Derek Eager (University of Saskatchewan, Canada), Magnus Ekman (Chalmers University of Technology, Sweden), Ata Elahi (Southern Connecticut State University), Soundararajan Ezekiel (Indiana University of Pennsylvania), Ernest Ferguson (Northwest Missouri State University), Michael Fry (Lebanon Valley College, Pennsylvania), R. Gaede (University of Arkansas at Little Rock), Jean-Luc Gaudiot (University of California, Irvine), Thomas Gendreau (University of Wisconsin, La Crosse), George Georgiou (California State University, San Bernardino), Paul Gillard (Memorial University of Newfoundland, Canada), Joe Grimes (California Polytechnic State University, SLO), Max Hailperin (Gustavus Adolphus College), Javantha Herath (St. Cloud State University, Minnesota), Mark Hill (University of Wisconsin, Madison), Michael Hsaio (Virginia Tech), Richard Hughey (University of California, Santa Cruz), Tony Jebara (Columbia University), Elizabeth Johnson (Xavier University), Peter Kogge (University of Notre Dame), Morris Lancaster (BAH), Doug Lawrence (University of Montana), David Lilja (University of Minnesota), Nam Ling (Santa Clara University, California), Paul Lum (Agilent Technologies), Stephen Mann (University of Waterloo, Canada), Diana Marculescu (Carnegie Mellon University), Margaret McMahon (U.S. Naval Academy Computer Science), Uwe Meyer-Baese (Florida State University), Chris Milner (University of Virginia), Tom Pittman (Southwest Baptist University), Jalel Rejeb (San Jose State University, California), Bill Siever (University of Missouri, Rolla), Kevin Skadron (University of Virginia), Pam Smallwood (Regis University, Colorado), K. Stuart Smith (Rocky Mountain College), William J. Taffe (Plymouth State University), Michael E. Thomodakis (Texas A&M University), Ruppa K. Thulasiram (University of Manitoba, Canada), Ye Tung (University of South Alabama), Steve VanderLeest (Calvin College), Neal R. Wagner (University of Texas at San Antonio), and Kent Wilken (University of California, Davis).

We are grateful too to those who carefully read our draft manuscripts; some read successive drafts to help ensure new errors didn't creep in as we revised. They include Krste Asanovic (Massachusetts Institute of Technology), Jean-Loup Baer (University of Washington), David Brooks (Harvard University), Doug Clark (Princeton University), Dan Connors (University of Colorado at Boulder), Matt Farrens (University of California, Davis), Manoj Franklin (University of Maryland College Park), John Greiner (Rice University), David Harris (Harvey Mudd College), Paul Hilfinger (University of California, Berkeley), Norm Jouppi (Hewlett-Packard), David Kaeli (Northeastern University), David Oppenheimer (University of California, Berkeley), Timothy Pinkston (University of Southern California), Mark Smotherman (Clemson University), and David Wood (University of Wisconsin, Madison).

To help us meet our goal of creating 70% new exercises and solutions for this edition, we recruited several graduate students recommended to us by their professors. We are grateful for their creativity and persistence: Michael Black (University of Maryland), Lei Chen (University of Rochester), Nirav Dave (Massachusetts Institute of Technology), Wael El Essawy (University of Rochester), Nikil Mehta (Brown University), Nicholas Nelson (University of Rochester), Aaron Smith (University of Texas, Austin), and Charlie Wang (Duke University).

We would like to especially thank **Mark Smotherman** for making a careful final pass to find technical and writing glitches that significantly improved the quality of this edition.

We wish to thank the extended Morgan Kaufmann family for agreeing to publish this book again under the able leadership of **Denise Penrose**. She developed the vision of the hybrid paper-CD book and recruited the many people above who played important roles in developing the book.

Simon Crump managed the book production process, and Summer Block coordinated the surveying of users and their responses. We thank also the many freelance vendors who contributed to this volume, especially Nancy Logan and Dartmouth Publishing, Inc., our compositors.

The contributions of the nearly 100 people we mentioned here have made this third edition our best book yet. Enjoy!

David A. Patterson

John L. Hennessy

Contents and market and the state of the sta

Preface vii

CHAPTERS SEL TENERS SE

Cor	nputer Abstractions and Technology 2
1.1	Introduction 3
1.2	Below Your Program 11
1.3	Under the Covers 15
1.4	Real Stuff: Manufacturing Pentium 4 Chips 28
1.5	Fallacies and Pitfalls 33
1.6	Concluding Remarks 35
1.7	Historical Perspective and Further Reading 36
1.8	Exercises 36
Ins	Introduction 48
2.2	Operations of the Computer Hardware 49
2.3	Operands of the Computer Hardware 52
2.4	Representing Instructions in the Computer 60
2.5	Logical Operations 68
2.6	Instructions for Making Decisions 72
2.7	Supporting Procedures in Computer Hardware 79
2.8	Communicating with People 90
2.9	MIPS Addressing for 32-Bit Immediates and Addresses 95
2.10	Translating and Starting a Program 106
2 11	
2.11	How Compilers Optimize 116

2.16 Real Stuff: IA-32 Instructions 134
2.17 Fallacies and Pitfalls 143
2.18 Concluding Remarks 145
2.19 Historical Perspective and Further Reading 147
2.20 Exercises 147
COMPUTERS IN THE REAL WORLD Helping Save Our Environment with Data 156
Arithmetic for Computers 158
3.1 Introduction 160
3.2 Signed and Unsigned Numbers 160
3.3 Addition and Subtraction 170
3.4 Multiplication 176
3.5 Division 183
3.6 Floating Point 189
3.7 Real Stuff: Floating Point in the IA-32 217
3.8 Fallacies and Pitfalls 220
3.9 Concluding Remarks 225
3.10 Historical Perspective and Further Reading 229
3.11 Exercises 229
COMPUTERS IN THE REAL WORLD
Reconstructing the Ancient World 236
Assessing and Understanding Performance 238
4.1 Introduction 240
4.2 CPU Performance and Its Factors 246
4.3 Evaluating Performance 254
4.4 Real Stuff: Two SPEC Benchmarks and the Performance of Recent Intel Processors 259
4.5 Fallacies and Pitfalls 266
4.6 Concluding Remarks 270
4.7 Historical Perspective and Further Reading 272
4.8 Exercises 272
COMPUTERS IN THE REAL WORLD
Moving People Faster and More Safely 280

2.13 A C Sort Example to Put It All Together 1212.14 Implementing an Object-Oriented Language 130

2.15 Arrays versus Pointers 130