

国外电子信息精品著作(影印版)

# 系统集成：从晶体管设计 到大规模集成电路

**System Integration: From Transistor  
Design to Large Scale Integrated Circuits**

**Hoffmann K.**



科学出版社

[www.sciencep.com](http://www.sciencep.com)

TN-51


Z-38

1.5.1.

国外电子信息精品著作（影印版）

# 系统集成：从晶体管设计到 大规模集成电路

Hoffmann K.



科学出版社

北 京

图字: 01-2006-7266

## 内 容 简 介

本书涉及集成电路组件的集成和设计的较宽范围的内容, 提供给读者用简单公式估计晶体管几何尺寸和推演电路行为的方法。本书广泛覆盖场效应管的设计、MOS管的建模和数字CMOS集成电路设计基础以及MOS存储器结构和设计。本书突出了片上系统设计和集成方面知识的需求, 在单本书中覆盖半导体物理学、数字VLSI设计和模拟集成电路, 介绍了集成电路半导体组件的基本行为和基于CMOS与BiCMOS工艺的数字和模拟集成电路的设计。

Copyright © 2004 Wiley

All Rights Reserved. This reprint published under license.

## 图书在版编目(CIP)数据

系统集成: 从晶体管设计到大规模集成电路: 英文/(德)霍夫曼编著.  
—影印版. —北京: 科学出版社, 2007. 1

(国外电子信息精品著作)

ISBN 978-7-03-018255-5

I. 系… II. 霍… III. 集成电路-研究-英文 IV. TN4

中国版本图书馆CIP数据核字(2006)第149503号

责任编辑: 余 丁/责任印制: 安春生/封面设计: 陈 敬

科 学 出 版 社 出版

北京东黄城根北街16号

邮政编码: 100717

<http://www.sciencep.com>

天时彩色印刷有限公司印刷

科学出版社发行 各地新华书店经销

\*

2007年1月第 一 版 开本: B5(720×1000)

2007年1月第一次印刷 印张: 32

印数: 1—3 000 字数: 803 000

定价: 66.00 元

(如有印装质量问题, 我社负责调换〈双青〉)

## 《国外电子信息精品著作》序

20 世纪 90 年代以来,信息科学技术成为世界经济的中坚力量。随着经济全球化的进一步发展,以微电子、计算机、通信和网络技术为代表的信息技术,成为人类社会进步过程中发展最快、渗透性最强、应用面最广的关键技术。信息技术的发展带动了微电子、计算机、通信、网络、超导等产业的发展,促进了生命科学、新材料、能源、航空航天等高新技术产业的成长。信息产业的发展水平不仅是社会物质生产、文化进步的基本要素和必备条件,也是衡量一个国家的综合国力、国际竞争力和发展水平的重要标志。在中国,信息产业在国民经济发展中占有举足轻重的地位,成为国民经济重要支柱产业。然而,中国的信息科学支持技术发展的力度不够,信息技术还处于比较落后的水平,因此,快速发展信息科学技术成为我国迫在眉睫的大事。

要使我国的信息技术更好地发展起来,需要科学工作者和工程技术人员付出艰辛的努力。此外,我们要从客观上为科学工作者和工程技术人员创造更有利于发展的环境,加强对信息技术的支持与投资力度,其中也包括与信息技术相关的图书出版工作。

从出版的角度考虑,除了较好较快地出版具有自主知识产权的成果外,引进国外的优秀出版物是大有裨益的。洋为中用,将国外的优秀著作引进到国内,促进最新的科技成就迅速转化为我们自己的智力成果,无疑是值得高度重视的。科学出版社引进一批国外知名出版社的优秀著作,使我国从事信息技术的广大科学工作者和工程技术人员能以较低的价格购买,对于推动我国信息技术领域的科研与教学是十分有益的事。

此次科学出版社在广泛征求专家意见的基础上,经过反复论证、仔细遴选,共引进了接近 30 本外版书,大体上可以分为两类,第一类是基础理论著作,第二类是工程应用方面的著作。所有的著作都涉及信息领域的最新成果,大多数是 2005 年后出版的,力求“层次高、内

容新、参考性强”。在内容和形式上都体现了科学出版社一贯奉行的严谨作风。

当然，这批书只能涵盖信息科学技术的一部分，所以这项工作还应该继续下去。对于一些读者面较广、观点新颖、国内缺乏的好书还应该翻译成中文出版，这有利于知识更好更快地传播。同时，我也希望广大读者提出好的建议，以改进和完善丛书的出版工作。

总之，我对科学出版社引进外版书这一举措表示热烈的支持，并盼望这一工作取得更大的成绩。



中国科学院院士

中国工程院院士

2006年12月

# Preface

This book is based on one with the title *VLSI Design*, published by Oldenbourg for the first time in 1990 and followed by four further editions. A substantially revised version with the title *System Integration* was published by Oldenbourg in 2003 and is the basis for this book. It includes lectures which the author teaches at the Bundeswehr University in Munich for graduate students and topics for adult education of professional engineers and physicists.

In order to introduce the book it is appropriate to consider more closely the history of silicon integrated circuits and how the design environment has changed over the years.

The development began with the integration of a couple of bipolar transistors on a piece of silicon. A similar development with field effect (MOS) transistors started later because of several technical problems. The number of integrated MOS circuits produced increased over the years enormously, compared to the number of bipolar circuits. The better chip area utilization together with simplified processes and circuits with reduced power consumption are some reasons for this development.

Due to a dramatic reduction in geometries and the availability of n-channel and p-channel transistors simultaneously on the same chip in so-called CMOS technologies, it is now possible to integrate millions of MOS transistors to a system on one chip.

This trend to ever-increasing chip density is going to continue in the foreseeable future, whereby physical constraints are probably not a limiting factor. It is more likely that the increase in complexity, in conjunction with production costs, will slow down this development.

CMOS processes are today and will be in the future mainstream technologies for integrating complex systems on chips. Despite this, bipolar technologies with a lower level of integration offer attractive solutions to the designer, particular in the area of analog and high frequency designs. These options are especially appealing when a BICMOS technology is available. The advantages of using bipolar and MOS transistors simultaneously in innovative designs of large scale integrated circuits are manifold.

The development of large scale integrated systems on a chip has changed the environment of circuit designers dramatically over the years. Initially hand calculations were sufficient to design a circuit. This became extremely troublesome with the ever-increasing transistor count. The situation was eased by the introduction of circuit simulation programs. But the number of transistors per chip continued to increase. The testing of the design, e.g. for electrical parameters, electrical rules, or the layout for design rule violations prior to production, became a problem. This conflict was eased

with the introduction of appropriate CAD tools. Unfortunately other handicaps unfolded. The technologies became more complex due to the continued scaling of transistor geometries. New effects had to be taken into account in the design. This meant further that the accuracy of the transistor models used in the circuit simulation programs was no longer sufficient. As a consequence, many improved transistor models were developed and will be developed and adopted to each new technology. A further implication of the scaled transistor geometries is that quality and lifetime questions of a product gain more and more significance, not to mention the testing of these properties.

It is obvious from this discussion, that not one designer but a whole team of specialists has to be available to cope with the challenges. If something is overlooked in the design phase, the IC might not work or work only at a particular voltage, temperature, and timing condition – an undesirable situation, as the system has to be analyzed and a redesign started.

To cope with the mentioned or similar problems it is necessary to understand thoroughly the physical interrelationship between the function of integrated circuit components like transistors and their impact on circuit performance in an integrated system.

The reader is thus introduced in the first four chapters to the basic behavior and design of modern semiconductor components of integrated circuits.

With this background, the design of digital and analog circuits is presented in the six following chapters, with the emphasis on CMOS implementations. One goal of these chapters is to derive simple equations for an estimate of transistor performance, geometry sizing, and circuit behavior. If one starts a design without this information the possibility exists that an inappropriate circuit will be selected, innovations be suppressed or unnecessary simulation runs performed without the desired success. Or if one starts a failure analysis and in due cause a redesign without this knowledge, a wrong conclusion may be drawn.

# Acknowledgments

The author would like to thank all those who contributed to the manuscript and its correction. These are the members of the Bundeswehr University, Munich, Dr Kowarik, Dr Kraus, and Dr Pfeiffer, and the graduate students, who were an invaluable help in providing ideas for ease of complex presentations. The artwork was done excellently by Mr W. Barth. The author is also deeply grateful to many colleagues at Siemens and Infineon for their contribution.

Finally, I would like to express my extreme gratitude to my wife Gisela for doing excellent proofreading and for enduring the long months while this book was being written. She has been a constant support and help during the writing of this manuscript.

Kurt Hoffmann  
Munich, Germany



# Physical Constants and Conversion Factors

## Conversion factors

$$1 \text{ eV} = 1.602 \cdot 10^{-19} \text{ J [Ws]}$$

$$1 \text{ m} = 10^3 \text{ mm} = 10^6 \text{ }\mu\text{m} = 10^9 \text{ nm}$$

$$1 \text{ F} = 10^6 \text{ }\mu\text{F} = 10^9 \text{ nF} = 10^{12} \text{ pF} = 10^{15} \text{ fF}$$

## Physical constants

Symbol	Parameter	Value
$Q$	Magnitude of electronic charge	$1.602 \cdot 10^{-19} \text{ C [As]}$
$k$	Boltzmann constant	$1.38 \cdot 10^{-23} \text{ JK}^{-1} [\text{Ws K}^{-1}]$
$kT/q = \phi_t$	Temperature voltage	0.026 V at 300 K
$\epsilon_0$	Permittivity of free space	$8.854 \cdot 10^{-14} \text{ Fcm}^{-1}$
$\epsilon_{ox}$	Dielectric constant of silicon dioxide	3.9

## Important electrical properties of semiconductors

	Ge	Si	GaAs	Unit
Band-gap $E_G$	0.66	1.12	1.42	eV
Dielectric constant $\epsilon_r$	16	11.9	13.1	
Intrinsic carrier concentration $n_i$	$2.4 \cdot 10^{13}$	$1.45 \cdot 10^{10}$	$1.79 \cdot 10^6$	$\text{cm}^{-3}$
Effective density of states				
Conduction band $N_C$	$1.04 \cdot 10^{19}$	$2.8 \cdot 10^{19}$	$4.7 \cdot 10^{17}$	$\text{cm}^{-3}$
Valence band $N_V$	$6.0 \cdot 10^{18}$	$1.04 \cdot 10^{19}$	$7.0 \cdot 10^{18}$	$\text{cm}^{-3}$

# Symbols

Symbol	Description	Units
<i>General</i>		
$C$	Capacitance	F
$C'$	Capacitance per area	$\text{Fm}^{-2}$
$C^*$	Capacitance per perimeter	$\text{Fm}^{-1}$
$Q$	Charge	C
$\rho$	Charge per volume	$\text{Cm}^{-3}$
$\sigma$	Charge per area	$\text{Cm}^{-2}$
$\phi$	Semiconductor voltage	V
$V$	Applied voltage	V
<i>Detail</i>		
$A$	Area	$\text{m}^2$
$a, (a_o)$	Small-signal gain $v_o/v_i$ (at $\omega \rightarrow 0$ )	
$B_F, B_R$	Current gain; forward, reverse	
$BV$	Breakdown voltage	V
$b_E$	Emitter width	m
$C_d$	Diffusion capacitance	F
$C_{gdo}, C_{gso}$	Overlap capacitance: gate drain, gate source	F
$C_j, (C_{jo})$	Depletion capacitance (at $V_{PN} = 0$ V)	F
$C_{be}, C_{bc}$	BE- and BC-capacitance	F
$C_{je}, C_{jc}$	BE- and BC-depletion capacitance	F
$C_{jeo}, C_{jco}$	BE- and BC-depletion capacitance at $V = 0$ V	F
$C'_{ox}$	Oxide capacitance per area	$\text{Fm}^{-2}$
$D$	Electrical displacement	$\text{Cm}^{-2}$
$D_n, D_p$	Diffusion coefficient: electrons, holes	$\text{m}^2/\text{s}$
$d_{ox}$	Oxide thickness	m
$\mathcal{E}$	Electrical field	$\text{Vm}^{-1}$
$E_F, E_C, E_V$	Energy: Fermi level, conduction and valance band edge	eV
$E_i$	Electron energy at intrinsic Fermi level	eV
$E_G$	Band-gap	eV
$E_{ox}, E_{Si}$	Electrical field: oxide, silicon	$\text{Vm}^{-1}$
$F$	Probability of occupation by an electron	
$f, f_T$	Frequency, transit frequency	1/s
$G$	Rate of generation of electron-hole pairs	$1/\text{m}^3 \text{ s}$
$g_o$	Conductance	$\Omega^{-1}$
$g_m$	Transconductance (gate)	$\Omega^{-1}$

Symbol	Description	Units
$g_{mb}$	Transconductance (substrate)	$\Omega^{-1}$
$g_{\pi}$	Input conductance	$\Omega^{-1}$
$I$	Current	A
$I_C, I_E, I_B$	Current: collector, emitter, base	A
$I_{C0}$	Collector current at $V_{BC} = 0$ V	A
$I_{KF}, I_{KR}$	Knee current: forward, reverse	A
$I_S$	Saturation current	A
$I_{SS}, (I_{SS0})$	Transport current ( $V_{BC} = 0$ V)	A
$I_{DS}$	Drain source current	A
$J_n, J_p$	Current density: electrons, holes	$\text{Am}^{-2}$
$k$	Boltzmann constant	$1.38 \cdot 10^{-23} \text{ JK}^{-1}$
$k_n, k_p$	Gain factor of the process: n-channel, p-channel	$\text{AV}^{-2}$
$L$	Length, channel length (drawn)	m
$l_E$	Emitter length	m
$l$	Effective channel length	m
$M$	Grading coefficient	
$N$	Emission coefficient	
$N_A, N_D$	Acceptor and donor density	$\text{m}^{-3}$
$N_C, N_V$	Effective density of states: conduction band, valence band	$\text{m}^{-3}$
$n_o, p_o$	Density at equilibrium: electrons, holes	$\text{m}^{-3}$
$n_n, p_n$	Density in n-doped region: electrons, holes	$\text{m}^{-3}$
$n_{no}, p_{no}$	Density at equilibrium in n-doped region: electrons, holes	$\text{m}^{-3}$
$n_p, p_p$	Density in p-doped region: electrons, holes	$\text{m}^{-3}$
$n_{po}, p_{po}$	Density at equilibrium in p-doped region: electrons, holes	$\text{m}^{-3}$
$n_i$	Intrinsic density of electrons and holes	$\text{m}^{-3}$
$n_{iB}, n_{iE}$	Intrinsic density: base, emitter	$\text{m}^{-3}$
$n'_p$	Excess electron density in p-doped region	$\text{m}^{-3}$
$p'_n$	Excess hole density in n-doped region	$\text{m}^{-3}$
$P$	Power dissipation	W
$Q$	Magnitude of electronic charge	$1.602 \cdot 10^{-19} \text{ C}$
$Q_p, Q_n$	Charge: holes, electrons	C
$Q_B, (Q_{B0})$	Base majority charge ( $V_{BC} = 0$ V)	C
$R$	Recombination factor	$1/\text{m}^3 \text{ s}$
$R_E$	Emitter resistor	$\Omega$
$R_B$	Base resistor	$\Omega$
$R_C$	Collector resistor	$\Omega$
$R_S$	Sheet resistance	$\Omega/\square$
$T$	Temperature	K ( $^{\circ}\text{C}$ )
$t$	Time	s
$t_d$	Delay time	s
$t_r$	Rise time	s
$t_f$	Fall time	s
$t_S$	Storage time, switching time	s
$U$	Netto generation rate	$1/\text{m}^3 \text{ s}$
$V_{AF}, V_{AR}$	Early voltage: forward, reverse	V
$V_{BC}$	Voltage between base and collector	V
$V_{BE}$	Voltage between base and emitter	V
$V_{CC}, V_{DD}$	Positive power-supply voltages	V

$V_{CE}$	Voltage between collector and emitter	V
$V_{DS}$	Voltage between drain and source	V
$V_{FB}$	Flat band voltage	V
$V_{GB}$	Voltage between gate and bulk	V
$V_{GS}$	Voltage between gate and source	V
$V_I$	Input voltage	V
$V_{PN}$	Voltage between p- and n-doped region	V
$V_Q$	Output voltage	V
$V_{SB}$	Voltage between source and bulk	V
$V_{SS}$	Negative power-supply voltage	V
$V_{Ton}, V_{Top}$	Threshold voltage: n- and p-channel transistor ( $V_{SB} = 0$ V)	V
$V_{Tn}, V_{Tp}$	Threshold voltage: n- and p-channel transistor	V
$v_n, v_p$	Average drift velocity: electrons, holes	m/s
$v_{sat}$	Saturation velocity	m/s
$w$	Effective MOS transistor width	m
$w_E$	Effective emitter length	m
$x_d$	Depletion region width of MOS transistor	m
$x_j$	Depth of source and drain diffusion	m
$x_p, x_n$	Width of depletion region: p-doped and n-doped region	m
$x_B, (x_{Bo})$	Base width ( $V_{BC} = 0$ V)	m
$Z$	Inverter sizing parameter	
$\beta$	Small-signal current gain $i_o/i_g$ or $i_o/i_b$	
$\beta_n, \beta_p$	Gain factor: n- and p-channel transistor	$AV^{-2}$
$\gamma$	Body-effect parameter	$V^{1/2}$
$\epsilon_0$	Permittivity of free space	$8.854 \cdot 10^{-12} \text{ Fm}^{-1}$
$\epsilon_{ox}$	Dielectric constant of silicon dioxide	3.9
$\epsilon_{Si}$	Dielectric constant of silicon	11.9
$\lambda$	Channel length modulation factor	$V^{-1}$
$\mu_n, \mu_p$	Mobility: electrons, holes	$\text{m}^2/\text{Vs}$
$\rho_d$	Depletion charge per volume	$\text{Cm}^{-3}$
$\rho_B$	Base resistivity	$\Omega\text{m}$
$\sigma_g$	Gate charge per area	$\text{Cm}^{-2}$
$\sigma_n$	Inversion layer charge per area	$\text{Cm}^{-2}$
$\sigma_d$	Depletion region charge per area	$\text{Cm}^{-2}$
$\sigma_{SS}$	Interface charge per silicon/silicon-dioxide area	$\text{Cm}^{-2}$
$\sigma$	Conductance	$(\Omega\text{m})^{-1}$
$\tau_T$	Effective transit time	s
$\tau_n, \tau_p$	Effective transit time, lifetime: electrons, holes	s
$\tau_F, \tau_R$	Effective transit time: forward, reverse	s
$\phi_C$	Channel voltage, contact voltage	V
$\phi_F$	Fermi potential, Fermi voltage	V
$\phi_i$	Built-in voltage	V
$\phi_{ox}$	Voltage across oxide layer	V
$\phi_t$	Thermal voltage $kT/q$	V
$\phi_S$	Surface potential, surface voltage	V
$\omega$	(Angular) frequency	1/s
$\omega_T$	Unit-gain (angular) frequency	1/s
$\omega_p$	-3 dB bandwidth, pole-(angular) frequency	1/s
$\omega_z$	Zero-(angular) frequency	1/s

# Contents

## Preface

## Acknowledgments

## Physical Constants and Conversion Factors

## Symbols

<b>1 Semiconductor Physics</b>	<b>1</b>
1.1 Band Theory of Solids	1
1.2 Doped Semiconductor	5
1.3 Semiconductor in Equilibrium	7
1.3.1 Fermi–Dirac Distribution Function	7
1.3.2 Carrier Concentration at Equilibrium	10
1.3.3 Density Product at Equilibrium	11
1.3.4 Relationship between Energy, Voltage, and Electrical Field	15
1.4 Charge Transport	17
1.4.1 Drift Velocity	17
1.4.2 Drift Current	19
1.4.3 Diffusion Current	21
1.4.4 Continuity Equation	23
1.5 Non-Equilibrium Conditions	24
Problems	32
References	34
Further Reading	34
<b>2 pn-Junction</b>	<b>35</b>
2.1 Inhomogeneously Doped n-type Semiconductor	35
2.2 pn-Junction at Equilibrium	38
2.3 Biased pn-Junction	40
2.3.1 Density Product under Non-Equilibrium Conditions	40
2.3.2 Current–Voltage Relationship	44
2.3.3 Deviation from the Current–Voltage Relationship	46
2.3.4 Voltage Reference Point	48

2.4 Capacitance Characteristic	50
2.4.1 Depletion Capacitance	50
2.4.2 Diffusion Capacitance	55
2.5 Switching Characteristic	59
2.6 Junction Breakdown	61
2.7 Modeling the pn-Junction	64
2.7.1 Diode Model for CAD Applications	64
2.7.2 Diode Model for Static Calculations	66
2.7.3 Diode Model for Small-Signal Calculations	68
Problems	69
References	71
<b>3 Bipolar Transistor</b>	<b>73</b>
3.1 Bipolar Technologies	73
3.2 Transistor Operation	83
3.2.1 Current–Voltage Relationship	84
3.2.2 Transistor under Reverse Biased Condition	92
3.2.3 Voltage Saturation	93
3.2.4 Temperature Behavior	96
3.2.5 Breakdown Behavior	97
3.3 Second-Order Effects	100
3.3.1 High Current Effects	100
3.3.2 Base-Width Modulation	104
3.3.3 Current Crowding	111
3.4 Alternative Transistor Structures	113
3.5 Modeling the Bipolar Transistor	116
3.5.1 Transistor Model for CAD Applications	117
3.5.2 Transistor Model for Static Calculations	122
3.5.3 Transistor Model for Small-Signal Calculations	122
3.5.4 Transit Time Determination	126
Problems	130
References	134
Further Reading	134
<b>4 MOS Transistor</b>	<b>135</b>
4.1 CMOS Technology	135
4.2 The MOS Structure	141
4.2.1 Characteristic of the MOS Structure	142
4.2.2 Capacitance Behavior of the MOS Structure	145
4.2.3 Flat-Band Voltage	148
4.3 Equations of the MOS Structure	151
4.3.1 Charge Equations of the MOS Structure	151
4.3.2 Surface Voltage at Strong Inversion	155
4.3.3 Threshold Voltage and Body Effect	157
4.4 MOS Transistor	162
4.4.1 Current–Voltage Characteristic at Strong Inversion	162
4.4.2 Improved Transistor Equation	170

4.4.3 Current–Voltage Characteristic at Weak Inversion	171
4.4.4 Temperature Behavior	173
4.5 Second-Order Effects	177
4.5.1 Mobility Degradation	177
4.5.2 Channel Length Modulation	178
4.5.3 Short Channel Effects	180
4.5.4 Hot Electrons	184
4.5.5 Gate-Induced Drain Leakage	185
4.5.6 Breakdown Behavior	188
4.5.7 Latch-up Effect	189
4.6 Power Devices	191
4.7 Modeling of the MOS Transistor	200
4.7.1 Transistor Model for CAD Applications	200
4.7.2 Transistor Model for Static and Dynamic Calculations	208
4.7.3 Transistor Model for Small-Signal Calculations	210
Problems	214
Appendix A Current–Voltage Equation of the MOS Transistor under Weak Inversion Condition	218
References	223
Further Reading	225
 <b>5 Basic Digital CMOS Circuits</b>	 <b>227</b>
5.1 Geometric Design Rules	227
5.2 Electrical Design Rules	233
5.3 MOS Inverter	238
5.3.1 Depletion Load Inverter	239
5.3.2 Enhancement Load Inverter	242
5.3.3 PMOS Load Inverter	244
5.3.4 CMOS Inverter	246
5.3.5 Ratioed Design Issues	252
5.4 Switching Performance of the Inverters	254
5.5 Buffer Stages	263
5.5.1 Super Buffer	263
5.5.2 Bootstrap Buffer	267
5.6 Input/Output Stage	269
5.6.1 Input Stage	269
5.6.2 Output Stage	273
5.6.3 ESD Protection	279
Problems	282
References	285
 <b>6 Combinational and Sequential CMOS Circuits</b>	 <b>287</b>
6.1 Static Combinational Circuits	287
6.1.1 Complementary Circuits	287
6.1.2 PMOS Load Circuits	292
6.1.3 Pass-Transistor Circuits	293

6.2 Clocked Combinational Circuits	296
6.2.1 Clocked CMOS Circuits (C <sup>2</sup> MOS)	296
6.2.2 Domino Circuits	298
6.2.3 NORA Circuits	299
6.2.4 Differential Cascaded Voltage Switch Circuits (DCVS)	301
6.2.5 Switching Performance of Ratioless Logic	302
6.3 High Speed Circuits	304
6.4 Logic Arrays	311
6.4.1 Decoder	311
6.4.2 Programmable Logic Array	316
6.5 Sequential Circuits	319
6.5.1 Flip-flop	319
6.5.2 Two-Phase Clocked Register	325
6.5.3 One-Phase Clocked Register	328
6.5.4 Clock Distribution and Generation	332
Problems	334
References	336
Further Reading	336
<b>7 MOS Memories</b>	<b>337</b>
7.1 Read Only Memory	337
7.2 Electrically Programmable and Optically Erasable Memory	339
7.2.1 EPROM Memory Architecture	341
7.2.2 Current Sense Amplifier	343
7.3 Electrically Erasable and Programmable Read Only Memories	345
7.3.1 EEPROM Memory Cells	345
7.3.2 Flash Memory Architectures	352
7.3.3 On-Chip Voltage Generators	357
7.4 Static Memories	362
7.4.1 Static Memory Cells	362
7.4.2 SRAM Memory Architecture	365
7.4.3 Address Transition Detection	367
7.5 Dynamic Memories	369
7.5.1 One-Transistor Cell	369
7.5.2 Basic DRAM Memory Circuits	374
7.5.3 DRAM Architecture	380
7.5.4 Radiation Effects in Memories	383
Problems	385
References	389
Further Reading	390
<b>8 Basic Analog CMOS Circuits</b>	<b>391</b>
8.1 Current Mirror	392
8.1.1 Improved Current Sources	394
8.2 Source Follower	398



8.3 Basic Amplifier Performance	400
8.3.1 Miller Effect	404
8.3.2 Differential Stage with Symmetrical Output	407
8.3.3 Differential Input Stage with Single-Ended Output	411
Problems	417
Appendix A Transfer Functions	418
Further Reading	425
<b>9 CMOS Amplifiers</b>	<b>427</b>
9.1 Miller Amplifier	427
9.2 Folded Cascode Amplifier	438
9.3 Folded Cascode Amplifier with Improved Driving Capability	440
Problems	445
References	446
<b>10 BICMOS</b>	<b>447</b>
10.1 Current Steering Techniques	447
10.1.1 CML Circuits	447
10.1.2 ECL Circuits	454
10.2 BICMOS Buffer and Gates	457
10.3 Band-Gap Reference Circuits	461
10.4 Analog Applications	471
10.4.1 Offset Voltage of Bipolar and MOS Transistors	472
10.4.2 Comparison of Small-Signal Performance	473
Problems	482
References	484
<b>Index</b>	<b>485</b>