
英文版

PEARSON

现代VLSI设计一基于IP核的设计

(第四版)

Modern VLSI Design: IP-Based Design, Fourth Edition



[美] Wayne Wolf 著



为作为作

内容简介

本书全面介绍现代 VLSI 芯片最新设计技术和方法,并重点讨论基于 IP 核的 SoC 设计方法。书中反映出了 SOC 芯片设计的新进展以及新技术。全书共分 8 章。内容包括数字系统与 VLSI,制造与器件,逻辑门,组合逻辑电路网络,时序电路状态机,版图设计以及体系结构设计。每章末尾均附有难度不同的习题。附录中还提供了丰富而实用的词汇表以及硬件描述语言介绍。

本书可作为高校电子工程、计算机科学与工程、微电子半导体等专业的高年级本科生和研究生的教材或教学参考书,同时也非常适合作为从事芯片设计的工程师以及从事该领域的研究和开发的工程技术人员的参考书。

Original edition, entitled Modern VLSI Design: IP-Based Design, Fourth Edition, 9780137145003 by Wayne Wolf, published by Pearson Education, Inc, publishing as Prentice Hall, Copyright © 2009 Pearson Education, Inc.

All rights reserved. No part of this book may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying, recording or by any information storage retrieval system, without permission from Pearson Education, Inc.

China edition published by PEARSON EDUCATION ASIA LTD., and PUBLISHING HOUSE OF ELECTRONICS INDUSTRY, Copyright © 2009.

This edition is manufactured in the People's Republic of China, and is authorized for sale only in the mainland of China exclusively (except Taiwan, Hong Kong SAR and Macau SAR).

本书英文影印版专有出版权由 Pearson Education (培生教育出版集团)授予电子工业出版社。未经出版者预先书面许可,不得以任何方式复制或抄袭本书的任何部分。

此版本仅限在中国大陆出版发行。

本书贴有 Pearson Education (培生教育出版集团)激光防伪标签,无标签者不得销售。

版权贸易合同登记号 图字: 01-2009-3936

图书在版编目(CIP)数据

现代 VLSI 设计:基于 IP 核的设计 = Modern VLSI Design: IP-Based Design:第 4 版:英文/(美)沃尔夫(Wolf, W.)著.-北京:电子工业出版社,2009.8

(国外电子与通信教材系列)

ISBN 978-7-121-09230-5

I. 现··· Ⅱ. 沃··· Ⅲ. 超大规模集成电路 - 芯片 - 计算机辅助设计 - 教材 - 英文 IV. TN470.2 中国版本图书馆 CIP 数据核字 (2009)第115296号

责任编辑:马 岚

印 刷:北京市天竺颖华印刷厂

装 订: 三河市鑫金马印装有限公司

出版发行: 电子工业出版社

北京市海淀区万寿路 173 信箱 邮编: 100036

开 本: 787 × 980 1/16 印张: 40.75 字数: 1356千字

印 次: 2009年8月第1次印刷

定 价: 75.00元

凡所购买电子工业出版社的图书有缺损问题,请向购买书店调换;若书店售缺,请与本社发行部联系。联系及邮购电话:(010)88254888。

质量投诉请发邮件至 zlts@phei.com.cn, 盗版侵权举报请发邮件至 dbqq@phei.com.cn。

服务热线: (010) 88258888。

2001年7月间,电子工业出版社的领导同志邀请各高校十几位通信领域方面的老师,商量引进国外教材问题。与会同志对出版社提出的计划十分赞同,大家认为,这对我国通信事业、特别是对高等院校通信学科的教学工作会很有好处。

教材建设是高校教学建设的主要内容之一。编写、出版一本好的教材,意味着开设了一门好的课程,甚至可能预示着一个崭新学科的诞生。20世纪40年代 MIT 林肯实验室出版的一套28本雷达丛书,对近代电子学科、特别是对雷达技术的推动作用,就是一个很好的例子。

我国领导部门对教材建设一直非常重视。20世纪80年代,在原教委教材编审委员会的领导下,汇集了高等院校几百位富有教学经验的专家,编写、出版了一大批教材;很多院校还根据学校的特点和需要,陆续编写了大量的讲义和参考书。这些教材对高校的教学工作发挥了极好的作用。近年来,随着教学改革不断深入和科学技术的飞速进步,有的教材内容已比较陈旧、落后,难以适应教学的要求,特别是在电子学和通信技术发展神速、可以讲是日新月异的今天,如何适应这种情况,更是一个必须认真考虑的问题。解决这个问题,除了依靠高校的老师和专家撰写新的符合要求的教科书外,引进和出版一些国外优秀电子与通信教材,尤其是有选择地引进一批英文原版教材,是会有好处的。

一年多来,电子工业出版社为此做了很多工作。他们成立了一个"国外电子与通信教材系列"项目组,选派了富有经验的业务骨干负责有关工作,收集了230余种通信教材和参考书的详细资料,调来了100余种原版教材样书,依靠由20余位专家组成的出版委员会,从中精选了40多种,内容丰富,覆盖了电路理论与应用、信号与系统、数字信号处理、微电子、通信系统、电磁场与微波等方面,既可作为通信专业本科生和研究生的教学用书,也可作为有关专业人员的参考材料。此外,这批教材,有的翻译为中文,还有部分教材直接影印出版,以供教师用英语直接授课。希望这些教材的引进和出版对高校通信教学和教材改革能起一定作用。

在这里,我还要感谢参加工作的各位教授、专家、老师与参加翻译、编辑和出版的同志们。各位专家认真负责、严谨细致、不辞辛劳、不怕琐碎和精益求精的态度,充分体现了中国教育工作者和出版工作者的良好美德。

随着我国经济建设的发展和科学技术的不断进步,对高校教学工作会不断提出新的要求和希望。我想,无论如何,要做好引进国外教材的工作,一定要联系我国的实际。教材和学术专著不同,既要注意科学性、学术性,也要重视可读性,要深入浅出,便于读者自学;引进的教材要适应高校教学改革的需要,针对目前一些教材内容较为陈旧的问题,有目的地引进一些先进的和正在发展中的交叉学科的参考书;要与国内出版的教材相配套,安排好出版英文原版教材和翻译教材的比例。我们努力使这套教材能尽量满足上述要求,希望它们能放在学生们的课桌上,发挥一定的作用。

最后,预祝"国外电子与通信教材系列"项目取得成功,为我国电子与通信教学和通信产业的发展培土施肥。也恳切希望读者能对这些书籍的不足之处、特别是翻译中存在的问题,提出意见和建议,以便再版时更正。

中国工程院院士、清华大学教授"国外电子与通信教材系列"出版委员会主任

出版说明

进入21世纪以来,我国信息产业在生产和科研方面都大大加快了发展速度,并已成为国民经济发展的支柱产业之一。但是,与世界上其他信息产业发达的国家相比,我国在技术开发、教育培训等方面都还存在着较大的差距。特别是在加入WTO后的今天,我国信息产业面临着国外竞争对手的严峻挑战。

作为我国信息产业的专业科技出版社,我们始终关注着全球电子信息技术的发展方向,始终把引进国外优秀电子与通信信息技术教材和专业书籍放在我们工作的重要位置上。在2000年至2001年间,我社先后从世界著名出版公司引进出版了40余种教材,形成了一套"国外计算机科学教材系列",在全国高校以及科研部门中受到了欢迎和好评,得到了计算机领域的广大教师与科研工作者的充分肯定。

引进和出版一些国外优秀电子与通信教材,尤其是有选择地引进一批英文原版教材,将有助于我国信息产业培养具有国际竞争能力的技术人才,也将有助于我国国内在电子与通信教学工作中掌握和跟踪国际发展水平。根据国内信息产业的现状、教育部《关于"十五"期间普通高等教育教材建设与改革的意见》的指示精神以及高等院校老师们反映的各种意见,我们决定引进"国外电子与通信教材系列",并随后开展了大量准备工作。此次引进的国外电子与通信教材均来自国际著名出版商,其中影印教材约占一半。教材内容涉及的学科方向包括电路理论与应用、信号与系统、数字信号处理、微电子、通信系统、电磁场与微波等,其中既有本科专业课程教材,也有研究生课程教材,以适应不同院系、不同专业、不同层次的师生对教材的需求,广大师生可自由选择和自由组合使用。我们还将与国外出版商一起,陆续推出一些教材的教学支持资料,为授课教师提供帮助。

此外,"国外电子与通信教材系列"的引进和出版工作得到了教育部高等教育司的大力支持和帮助,其中的部分引进教材已通过"教育部高等学校电子信息科学与工程类专业教学指导委员会"的审核,并得到教育部高等教育司的批准,纳入了"教育部高等教育司推荐——国外优秀信息科学与技术系列教学用书"。

为做好该系列教材的翻译工作,我们聘请了清华大学、北京大学、北京邮电大学、南京邮电大学、东南大学、西安交通大学、天津大学、西安电子科技大学、电子科技大学、中山大学、哈尔滨工业大学、西南交通大学等著名高校的教授和骨干教师参与教材的翻译和审校工作。许多教授在国内电子与通信专业领域享有较高的声望,具有丰富的教学经验,他们的渊博学识从根本上保证了教材的翻译质量和专业学术方面的严格与准确。我们在此对他们的辛勤工作与贡献表示衷心的感谢。此外,对于编辑的选择,我们达到了专业对口;对于从英文原书中发现的错误,我们通过与作者联络、从网上下载勘误表等方式,逐一进行了修订;同时,我们对审校、排版、印制质量进行了严格把关。

今后,我们将进一步加强同各高校教师的密切关系,努力引进更多的国外优秀教材和教学参考书,为我国电子与通信教材达到世界先进水平而努力。由于我们对国内外电子与通信教育的发展仍存在一些认识上的不足,在选题、翻译、出版等方面的工作中还有许多需要改进的地方,恳请广大师生和读者提出批评及建议。

教材出版委员会

主 任 吴佑寿 中国工程院院士、清华大学教授 北京邮电大学校长、教授、博士生导师 副主任 林金桐 杨千里 总参通信部副部长, 中国电子学会会士、副理事长 中国通信学会常务理事、博士生导师 林孝康 清华大学教授、博士生导师、电子工程系副主任、通信与微波研究所所长 委员 教育部电子信息科学与工程类专业教学指导分委员会委员 徐安士 北京大学教授、博士生导师、电子学系主任 西安电子科技大学教授、博士生导师 樊昌信 中国通信学会理事、IEEE会士 程时昕 东南大学教授、博士生导师 郁道银 天津大学副校长、教授、博士生导师 教育部电子信息科学与工程类专业教学指导分委员会委员 阮秋琦 北京交通大学教授、博士生导师 计算机与信息技术学院院长、信息科学研究所所长 国务院学位委员会学科评议组成员 北京航空航天大学教授、博士生导师、电子信息工程学院院长 张晓林 教育部电子信息科学与电气信息类基础课程教学指导分委员会副主任委员 中国电子学会常务理事 南京邮电大学副校长、教授、博士生导师 郑宝玉 教育部电子信息与电气学科教学指导委员会委员 朱世华 西安交通大学副校长、教授、博士生导师 教育部电子信息科学与工程类专业教学指导分委员会副主任委员 由子科技大学教授、博士生导师、通信与信息工程学院院长 彭启琮 教育部由子信息科学与电气信息类基础课程教学指导分委员会委员 上海交通大学教授、博士生导师、电子信息与电气工程学院副院长 毛军发 教育部电子信息与电气学科教学指导委员会委员 赵尔沅 北京邮电大学教授、《中国邮电高校学报(英文版)》编委会主任 原邮电科学研究院副院长、总工程师 钟允若 中国通信学会副理事长兼秘书长,教授级高工 刘彩 信息产业部通信科技委副主任 电子工业出版社原副社长 杜振民 东南大学教授、博士生导师、射频与光电集成电路研究所所长 王志功 教育部高等学校电子电气基础课程教学指导分委员会主任委员 哈尔滨工业大学教授、博士生导师、电子与信息技术研究院院长 张中兆

西南交通大学教授、博士生导师、信息科学与技术学院院长

范平志

Preface to the Fourth Edition

I set for myself two goals in producing this fourth edition of *Modern VLSI Design*. First, I wanted to update the book for more modern technologies and design methods. This includes obvious changes like smaller design rules. But it also includes emphasizing more system-level topics such as IP-based design. Second, I wanted to continue to improve the book's treatment of the fundamentals of logic design. VLSI is often treated as circuit design, meaning that traditional logic design topics like pipelining can easily become lost.

In between the third and fourth editions of this book, I respun the third edition as FPGA-Based System Design. That book added new FPGA-oriented material to material from Modern VLSI Design. In this edition, I've decided to borrow back some material from the FPGA book. The largest inclusion was the section on sequential system performance. I had never been happy with my treatment of that material. After 10 years of trying, I came up with a more acceptable description of clocking and timing in the FPGA book and I am now bringing it back to VLSI. I included material on busses, Rent's Rule, pipelining, and hardware description languages. I also borrowed some material on FPGAs themselves to flesh out that treatment from the third edition. An increasing number of designs include FPGA fabrics to add flexibility; FPGAs also make good design projects for VLSI classes. Material on IP-based design is presented at several levels of hierarchy: gates, subsystems, and architecture.

As part of this update, I eliminated the CAD chapter from this edition because I finally decided that such detailed treatment of many of the CAD tools is not strictly necessary. I also deleted the chapter on chip design.

Chip design has changed fundamentally in the past 20 years since I started to work on this book. Chip designers think less about rectangles and more about large blocks. To reflect this shift, I added a new chapter on system-on-chip design. Intellectual property is a fundamental fact of life in VLSI design—either you will design IP modules or you will use someone else's IP modules.

In addition to changing the chapters themselves, I also substantially revised the problems at the end of each chapter. These new problems better reflect the new material and they provide new challenges for students.

While I was at it, I also made some cosmetic changes to the book. I changed the typesetting to use the same format for left- and right-hand pages, an unfortunate necessity with today's tools. I also added margin headers—those phrases you see in the left-hand margin.

I have set up a new Web site for my books: look for "Wayne Wolf books" using your favorite search engine or use the URL http://www.waynewolf.us. This site includes overheads and errata for this book plus some useful links on VLSI design.

I'd like to thank Saibal Mukhopadhyay for his advice on low power, Jeremy Tolbert for his help with Spice, Massoud Pedram for his advice on thermal issues, Shekhar Borkhar for his advice on reliability, Deepu Talla and Cathy Wicks for the Da Vinci die photo, Axel Jantsch for his advice on networks-on-chips, Don Bouldin for his many helpful suggestions on IP-based design and other topics, Yuan Xie for his advice on both reliability and 3-D, Shekhar Borkar for his help on reliability, and my editor, Bernard Goodwin, for his everlasting patience. All errors in the book are, of course, mine.

Wayne Wolf Atlanta, Georgia

Preface to the Third Edition

This third edition of *Modern VLSI Design* includes both incremental refinements and new topics. All these changes are designed to help keep up with the fast pace of advancements in VLSI technology and design.

The incremental refinements in the book include improvements in the discussion of low power design, the chip project, and the lexicon. Low power design was discussed in the second edition, but has become even more complex due to the higher leakages found at smaller transistor sizes. The PDP-8 used in previous editions has been replaced with a more modern data path design. Designing a complete computer is beyond the scope of most VLSI courses, but a data path makes a good class project. I have also tried to make the lexicon a more comprehensive guide to the terms in the book.

This edition shows more major improvements to the discussions of interconnect and hardware description languages. Interconnect has become increasingly important over the past few years, with interconnect delays often dominating total delay. I decided it was time to fully embrace the importance of interconnect, especially with the advent of copper interconnect. This third edition now talks more thoroughly about interconnect models, crosstalk, and interconnect-centric logic design.

The third editon also incorporates a much more thorough discussion of hardware description languages. Chapter 8, which describes architectural design, now introduces VHDL and Verilog as the major hardware description languages. Though these sections are not meant to be thorough manuals for these languages, they should provide enough information for the reader to understand the major concepts of the languages and to be able to read design examples in those languages.

As with the second edition, you can find additional helpful material on the World Wide Web at http://www.ee.princeton.edu/~wolf/modern-vlsi. This site includes overheads useful either for teaching or for self-paced learning. The site also includes supplementary materials, such as layouts and HDL descriptions. Instructors may request a book of answers to the problems in the book by calling Prentice Hall directly.

I'd like to thank Al Casavant and Ken Shepard for their advice on interconnect analysis and Joerg Henkel for his advice on design. I'd also like to thank Fred Rosenberger for his many helpful comments on the book. As always, any mistakes are mine.

Wayne Wolf Princeton, New Jersey

Preface to the Second Edition

Every chapter in this second edition of *Modern VLSI Design* has been updated to reflect the challenges looming in VLSI system design. Today's VLSI design projects are, in many cases, mega-chips which not only contain tens (and soon hundreds) of millions of transistors, but must also run at very high frequencies. As a result, I have emphasized circuit design in a number of ways: the fabrication chapter spends much more time on transistor characteristics; the chapter on gate design covers a wider variety of gate designs; the combinational logic chapter enhances the description of interconnect delay and adds an important new section on crosstalk; the sequential logic chapter covers clock period determination more thoroughly; the subsystems chapter gives much more detailed descriptions of both multiplication and RAM design; the floorplanning chapter spends much more time on clock distribution.

Beyond being large and fast, modern VLSI systems must frequently be designed for low power consumption. Low-power design is of course critical for battery-operated devices, but the sheer size of these VLSI systems means that excessive power consumption can lead to heat problems. Like testing, low-power design cuts across all levels of abstraction, and you will find new sections on low power throughout the book.

The reader familiar with the first edition of this book will notice that the combinational logic material formerly covered in one chapter (Chapter 3) has been split into two chapters, one of logic gates and another on combinational networks. This split was the result of the great amount of material added on circuit design added to the early chapters of the book. Other, smaller rearrangements have also been made in the book, hopefully aiding clarity.

You can find additional helpful material on the World Wide Web at http://www.ee.princeton.edu/~wolf/modern-vlsi. This site includes overheads useful either for teaching or for self-paced learning. The site also includes supplementary materials, such as layouts and VHDL descriptions. Instructors may request a book of answers to the problems in the book by calling Prentice Hall directly.

I would especially like to thank Derek Beatty, Luc Claesen, John Darringer, Srinivas Devadas, Santanu Dutta, Michaela Guiney, Alex Ishii, Steve Lin, Rob Mathews, Cherrice Traver, and Steve Trimberger for their comments and suggestions on this second edition.

Wayne Wolf Princeton, New Jersey This book was written in the belief that VLSI design is *system* design. Designing fast inverters is fun, but designing a high-performance, cost-effective integrated circuit demands knowledge of all aspects of digital design, from application algorithms to fabrication and packaging. Carver Mead and Lynn Conway dubbed this approach the tall-thin designer approach. Today's hot designer is a little fatter than his or her 1979 ancestor, since we now know a lot more about VLSI design than we did when Mead and Conway first spoke. But the same principle applies: you must be well-versed in both high-level and low-level design skills to make the most of your design opportunities.

Since VLSI has moved from an exotic, expensive curiosity to an everyday necessity, universities have refocused their VLSI design classes away from circuit design and toward advanced logic and system design. Studying VLSI design as a system design discipline requires such a class to consider a somewhat different set of areas than does the study of circuit design. Topics such as ALU and multiplexer design or advanced clocking strategies used to be discussed using TTL and board-level components, with only occasional nods toward VLSI implementations of very large components. However, the push toward higher levels of integration means that most advanced logic design projects will be designed for integrated circuit implementation.

I have tried to include in this book the range of topics required to grow and train today's tall, moderately-chubby IC designer. Traditional logic design topics, such as adders and state machines, are balanced on the one hand by discussions of circuits and layout techniques and on the other hand by the architectural choices implied by scheduling and allocation. Very large ICs are sufficiently complex that we can't tackle them using circuit design techniques alone; the top-notch designer must understand enough about architecture and logic design to know which parts of the circuit and layout require close attention. The integration of system-level design techniques, such as scheduling, with the more traditional logic design topics is essential for a full understanding of VLSI-size systems.

In an effort to systematically cover all the problems encountered while designing digital systems in VLSI, I have organized the material in this book relatively bottom-up, from fabrication to architecture. Though I am a strong fan of top-down design, the technological limitations which drive architecture are best learned starting with fabrication and layout. You can't expect to fully appreciate all the nuances of why a particular design step is formulated in a certain way until you have completed a chip design yourself, but referring to the steps as you proceed on your own chip design should help guide you. As a

result of the bottom-up organization, some topics may be broken up in unexpected ways. For example, placement and routing are not treated as a single subject, but separately at each level of abstraction: transistor, cell, and floor plan. In many instances I purposely tried to juxtapose topics in unexpected ways to encourage new ways of thinking about their interrelationships.

This book is designed to emphasize several topics that are essential to the practice of VLSI design as a system design discipline:

- A systematic design methodology reaching from circuits to architecture. Modern logic
 design includes more than the traditional topics of adder design and two-level minimization—register-transfer design, scheduling, and allocation are all essential tools for the design
 of complex digital systems. Circuit and layout design tell us which logic and architectural
 designs make the most sense for CMOS VLSI.
- Emphasis on top-down design starting from high-level models. While no high-performance chip can be designed completely top-down, it is excellent discipline to start from a complete (hopefully executable) description of what the chip is to do; a number of experts estimate that half the application-specific ICs designed execute their delivery tests but don't work in their target system because the designer didn't work from a complete specification.
- Testing and design-for-testability. Today's customers demand both high quality and short
 design turnaround. Every designer must understand how chips are tested and what makes them
 hard to test. Relatively small changes to the architecture can make a chip drastically easier to
 test, while a poorly designed architecture cannot be adequately tested by even the best testing
 engineer.
- **Design algorithms.** We must use analysis and synthesis tools to design almost any type of chip: large chips, to be able to complete them at all; relatively small ASICs, to meet performance and time-to-market goals. Making the best use of those tools requires understanding how the tools work and exactly what design problem they are intended to solve.

The design methodologies described in this book make heavy use of computer-aided design (CAD) tools of all varieties: synthesis and analysis; layout, circuit, logic, and architecture design. CAD is more than a collection of programs. CAD is a way of thinking, a way of life, like Zen. CAD's greatest contribution to design is breaking the process up into manageable steps. That is a conceptual advance you can apply with no computer in sight. A designer can—and should—formulate a narrow problem and apply well-understood methods to solve that problem. Whether the designer uses CAD tools or solves the problem by hand is much less important than the fact that the chip design isn't a jumble of vaguely competing concerns but a well-understood set of tasks.

I have explicitly avoided talking about the operation of particular CAD tools. Different people have different tools available to them and a textbook should not be a user's guide. More importantly, the details of how a particular program works are a diversion—what counts is the underlying problem formulations used to define the problem and the algorithms used to solve them. Many CAD algorithms

are relatively intuitive and I have tried to walk through examples to show how you can think like a CAD algorithm. Some of the less intuitive CAD algorithms have been relegated to a separate chapter; understanding these algorithms helps explain what the tool does, but isn't directly important to manual design.

Both the practicing professional and the advanced undergraduate or graduate student should benefit from this book. Students will probably undertake their most complex logic design project to date in a VLSI class. For a student, the most rewarding aspect of a VLSI design class is to put together previously-learned basics on circuit, logic, and architecture design to understand the tradeoffs between the different levels of abstraction. Professionals who either practice VLSI design or develop VLSI CAD tools can use this book to brush up on parts of the design process with which they have less-frequent involvement. Doing a truly good job of each step of design requires a solid understanding of the big picture.

A number of people have improved this book through their criticism. The students of COS/ELE 420 at Princeton University have been both patient and enthusiastic. Profs. C.-K. Cheng, Andrea La Paugh, Miriam Leeser, and John "Wild Man" Nestor all used drafts in their classes and gave me valuable feedback. Profs. Giovanni De Micheli, Steven Johnson, Sharad Malik, Robert Rutenbar, and James Sturm also gave me detailed and important advice after struggling through early drafts. Profs. Malik and Niraj Jha also patiently answered my questions about the literature. Any errors in this book are, of course, my own.

Thanks to Dr. Mark Pinto and David Boulin of AT&T for the transistor cross section photo and to Chong Hao and Dr. Michael Tong of AT&T for the ASIC photo. Dr. Robert Mathews, formerly of Stanford University and now of Performance Processors, indoctrinated me in pedagogical methods for VLSI design from an impressionable age. John Redford of DEC supplied many of the colorful terms in the lexicon.

Wayne Wolf Princeton, New Jersey

About the Author

Wayne Wolf is Rhesa "Ray" S. Farmer Jr. Distinguished Chair in Embedded Computing Systems and Georgia Research Alliance Eminent Scholar at the Georgia Institute of Technology. Before joining Georgia Tech, he was with Princeton University from 1989 to 2007 and AT&T Bell Laboratories from 1984 to 1989. He received the B.S., M.S., and Ph.D. degrees in electrical engineering from Stanford University in 1980, 1981, and 1984, respectively. His research interests include VLSI systems, embedded computing, cyber-physical systems, and embedded computer vision. He has chaired several conferences, including CODES, EMSOFT, CASES, and ICCD. He was founding editor-in-chief of ACM Transactions on Embedded Computing Systems and founding co-editor-in-chief of Design Automation for Embedded Systems. He is a Fellow of the ACM and IEEE. He received the ASEE/CSE and HP Frederick E. Terman Award in 2003 and the IEEE Circuits and Systems Education Award in 2006.

		· — · — · — · — · — · — · — · — · — · —
n-type transconductance	k'n	170μA/V ²
p-type transconductance	k'p	170μ A/V ²
n-type threshold voltage	V _{tn}	0.5V
p-type threshold voltage	V _{tp}	-0.5V
n-diffusion bottomwall capacitance	C _{ndiff,bot}	940 <i>a</i> F/μm ²
n-diffusion sidewall capacitance	C _{ndiff,side}	200 <i>a</i> F/μm
p-diffusion bottomwall capacitance	C _{pdiff,bot}	1000aF/μm ²
p-diffusion sidewall capacitance	C _{pdiff,side}	200aF/μm
n-type source/drain resistivity	R _{ndiff}	7Ω/□
p-type source/drain resistivity	R _{pdiff}	7Ω/□
poly-substrate plate capacitance	C _{poly,plate}	$63aF/\mu m^2$
poly-substrate fringe capacitance	C _{poly,fringe}	63 <i>a</i> F/μm
poly resistivity	R _{poly}	8Ω/□
metal 1-substrate plate capacitance	C _{metal 1, plate}	$36aF/\mu m^2$
metal 1-substrate fringe capacitance	C _{metal1,fringe}	54aF/μm
metal 2-substrate capacitance	C _{metal2,plate}	36aF/μm ²
metal 2-substrate fringe capacitance	C _{metal2,fringe}	51 <i>a</i> F/μm
metal 3-substrate capacitance	C _{metal3,plate}	$37aF/\mu m^2$
metal 3-substrate fringe capacitance	C _{metal3,fringe}	54aF/μm
metal 1 resistivity	R _{metal1}	0.08Ω/□
metal 2 resistivity	R _{metal2}	0.08Ω/□
metal 3 resistivity	R _{metal3}	0.03Ω/□
metal current limit	I _{m,max}	1mA/μm

Typical 180 nm process parameters

Table of Contents

Chapter	r 1 • Digital Systems and VLSI	. 1
1.1	Why Design Integrated Circuits?	3
1.2	Integrated Circuit Manufacturing	
	1.2.1 Technology	5
1.3	CMOS Technology	18
	1.3.1 Power Consumption	19
1.4	Integrated Circuit Design Techniques	21
	1.4.1 Hierarchical Design 1.4.2 Design Abstraction 1.4.3 Computer-Aided Design	25
1.5	IP-Based Design	33
	1.5.1 Why IP? 1.5.2 Types of IP 1.5.3 IP Across the Design Hierarchy 1.5.4 The IP Life Cycle 1.5.5 Creating IP 1.5.6 Using IP	34 35 37 37
1.6	A Look into the Future.	40
1.7	Summary	41

1.8	References	42
1.9	Problems	42
Chapte	er 2 • Fabrication and Devices	43
2.1	Introduction	45
2.2	Fabrication Processes	45
	2.2.1 Overview2.2.2 Fabrication Steps	
2.3	Transistors	52
	2.3.1 Structure of the Transistor 2.3.2 A Simple Transistor Model 2.3.3 Transistor Parasitics 2.3.4 Tub Ties and Latchup 2.3.5 Advanced Transistor Characteristics 2.3.6 Leakage and Subthreshold Currents 2.3.7 Thermal Effects 2.3.8 Spice Models	57 60 61 64 70
2.4	Wires and Vias	73
	2.4.1 Wire Parasitics 2.4.2 Skin Effect in Copper Interconnect	
2.5	Fabrication Theory and Practice	84
	2.5.1 Fabrication Errors	87 90 95
2.6	Reliability	98
	2.6.1 Traditional Sources of Unreliability	
2.7	Layout Design and Tools	103
	2.7.1 Layouts for Circuits. 2.7.2 Stick Diagrams. 2.7.3 Hierarchical Stick Diagrams. 2.7.4 Layout Design and Analysis Tools 2.7.5 Automatic Layout.	106
2.8	References	119
2.9	Problems	120

Table of Contents

Chapte	er 3 • Logic Gates	25
3.1	Introduction	25
3.2	Combinational Logic Functions	25
3.3	Static Complementary Gates	28
	3.3.1 Gate Structures 1 3.3.2 Basic Gate Layouts. 1 3.3.3 Logic Levels. 1 3.3.4 Delay and Transition Time 1 3.3.5 Power Consumption 1 3.3.6 The Speed-Power Product 1 3.3.7 Layout and Parasitics 1 3.3.8 Driving Large Loads 1	33 37 40 48 52 52
3.4	Switch Logic	57
3.5	Alternative Gate Circuits	59
	3.5.1 Pseudo-nMOS Logic 1 3.5.2 DCVS Logic 1 3.5.3 Domino Logic 1	62
3.6	Low-Power Gates	69
3.7	Delay through Resistive Interconnect	75
	3.7.1 Delay through an RC Transmission Line13.7.2 Delay through RC Trees13.7.3 Buffer Insertion in RC Transmission Lines13.7.4 Crosstalk between RC Wires1	79 82
3.8	Delay through Inductive Interconnect	87
	3.8.1 RLC Basics.13.8.2 RLC Transmission Line Delay.13.8.3 Buffer Insertion in RLC Transmission Lines1	88
3.9	Design-for-Yield	93
3.10	Gates as IP	95
3.11	References	98
3.12	Problems	99
Chapte	r 4 • Combinational Logic Networks20	05
4.1	Introduction	07
4.2	Standard Cell-Based Layout	07
	4.2.1 Single-Row Layout Design24.2.2 Standard Cell Layout Design2	