


从ASIC到SOC

(英文版)

FROM

ASICs TO SOCS

A Practical Approach



Farzad Nekoogar Faranak Nekoogar

Prentice Hall Modern Semiconde



Farzad Nekoogar Faranak Nekoogar



经 典 原 版 书 库

从ASIC到SOC

(英文版)

From ASICs to SOCs A Practical Approach



(美) Farzad Nekoogar Faranak Nekoogar 著

机械工业出版社 Ching Machine Press English reprint edition copyright © 2006 by Pearson Education Asia Limited and China Machine Press.

Original English language title: From ASICs to SOCs: A Practical Approach (ISBN 0-13-033857-5) by Farzad Nekoogar and Faranak Nekoogar, Copyright © 2003.

All rights reserved.

Published by arrangement with the original publisher, Pearson Education, Inc., publishing as Prentice Hall PTR.

For sale and distribution in the People's Republic of China exclusively (except Taiwan, Hong Kong SAR and Macau SAR).

本书英文影印版由Pearson Education Asia Ltd. 授权机械工业出版社独家出版。未经出版者书面许可,不得以任何方式复制或抄袭本书内容。

仅限于中华人民共和国境内(不包括中国香港、澳门特别行政区和中国台湾地区)销售发行。

本书封面贴有Pearson Education (培生教育出版集团) 激光防伪标签,无标签者不得销售。

版权所有, 侵权必究。

本书法律顾问 北京市展达律师事务所

本书版权登记号: 图字: 01-2005-4829

图书在版编目(CIP)数据

从ASIC到SOC (英文版) / (美) 内库加 (Nekoogar, F.) 等著. - 北京: 机械工业出版社, 2006.1

(经典原版书库)

书名原文: From ASICs to SOCs: A Practical Approach ISBN 7-111-17574-3

I.从… II.内… III.半导体集成电路 - 芯片 - 设计 - 英文 IV. TN43

中国版本图书馆CIP数据核字 (2005) 第119348号

机械工业出版社(北京市西城区百万庄大街22号 邮政编码 100037)

责任编辑: 迟振春

北京瑞德印刷有限公司印刷·新华书店北京发行所发行

2006年1月第1版第1次印刷

718mm×1020mm 1/16·13印张

印数: 0001-3000册

定价: 25.00元

凡购本书,如有倒页、脱页、缺页,由本社发行部调换

本社购书热线: (010) 68326294

出版者的话

文艺复兴以降,源远流长的科学精神和逐步形成的学术规范,使西方国家在自然科学的各个领域取得了垄断性的优势;也正是这样的传统,使美国在信息技术发展的六十多年间名家辈出、独领风骚。在商业化的进程中,美国的产业界与教育界越来越紧密地结合,计算机学科中的许多泰山北斗同时身处科研和教学的最前线,由此而产生的经典科学著作,不仅擘划了研究的范畴,还揭橥了学术的源变,既遵循学术规范,又自有学者个性,其价值并不会因年月的流逝而减退。

近年,在全球信息化大潮的推动下,我国的计算机产业发展迅猛,对专业人才的需求日益迫切。这对计算机教育界和出版界都既是机遇,也是挑战;而专业教材的建设在教育战略上显得举足轻重。在我国信息技术发展时间较短、从业人员较少的现状下,美国等发达国家在其计算机科学发展的几十年间积淀的经典教材仍有许多值得借鉴之处。因此,引进一批国外优秀计算机教材将对我国计算机教育事业的发展起积极的推动作用,也是与世界接轨、建设真正的世界一流大学的必由之路。

机械工业出版社华章图文信息有限公司较早意识到"出版要为教育服务"。自1998年 开始、华章公司就将工作重点放在了遴选、移译国外优秀教材上。经过几年的不懈努力, 我们与Prentice Hall, Addison-Wesley, McGraw-Hill, Morgan Kaufmann等世界著名出 版公司建立了良好的合作关系,从它们现有的数百种教材中甄选出Tanenbaum, Stroustrup, Kernighan, Jim Gray等大师名家的一批经典作品,以"计算机科学丛书"为 总称出版,供读者学习、研究及庋藏。大理石纹理的封面,也正体现了这套丛书的品位 和格调。

"计算机科学丛书"的出版工作得到了国内外学者的鼎力襄助,国内的专家不仅提供了中肯的选题指导,还不辞劳苦地担任了翻译和审校的工作;而原书的作者也相当关注其作品在中国的传播,有的还专程为其书的中译本作序。迄今,"计算机科学丛书"已经出版了近百个品种,这些书籍在读者中树立了良好的口碑,并被许多高校采用为正式教材和参考书籍,为进一步推广与发展打下了坚实的基础。

随着学科建设的初步完善和教材改革的逐渐深化,教育界对国外计算机教材的需求和应用都步入一个新的阶段。为此,华章公司将加大引进教材的力度,在"华章教育"的总规划之下出版三个系列的计算机教材:除"计算机科学丛书"之外,对影印版的教材,则单独开辟出"经典原版书库";同时,引进全美通行的教学辅导书"Schaum's Outlines"系列组成"全美经典学习指导系列"。为了保证这三套丛书的权威性,同时也为了更好地为学校和老师们服务,华章公司聘请了中国科学院、北京大学、清华大学、国防科技大学、复旦大学、上海交通大学、南京大学、浙江大学、中国科技大学、哈尔

滨工业大学、西安交通大学、中国人民大学、北京航空航天大学、北京邮电大学、中山大学、解放军理工大学、郑州大学、湖北工学院、中国国家信息安全测评认证中心等国内重点大学和科研机构在计算机的各个领域的著名学者组成"专家指导委员会",为我们提供选题意见和出版监督。

这三套丛书是响应教育部提出的使用外版教材的号召,为国内高校的计算机及相关专业的教学度身订造的。其中许多教材均已为M. I. T., Stanford, U.C. Berkeley, C. M. U. 等世界名牌大学所采用。不仅涵盖了程序设计、数据结构、操作系统、计算机体系结构、数据库、编译原理、软件工程、图形学、通信与网络、离散数学等国内大学计算机专业普遍开设的核心课程,而且各具特色——有的出自语言设计者之手、有的历经三十年而不衰、有的已被全世界的几百所高校采用。在这些圆熟通博的名师大作的指引之下,读者必将在计算机科学的宫殿中由登堂而入室。

权威的作者、经典的教材、一流的译者、严格的审校、精细的编辑,这些因素使我们的图书有了质量的保证,但我们的目标是尽善尽美,而反馈的意见正是我们达到这一 终极目标的重要帮助。教材的出版只是我们的后续服务的起点。华章公司欢迎老师和读者对我们的工作提出建议或给予指正,我们的联系方法如下:

电子邮件: hzjsj@hzbook.com 联系电话: (010) 68995264

联系地址: 北京市西城区百万庄南街1号

邮政编码: 100037

专家指导委员会

(按姓氏笔画顺序)

尤晋元	王珊	冯博琴	史忠植	史美林
石教英	吕 建	孙玉芳	吴世忠	吴旪霖
张立昂	李伟琴	李师贤	李建中	杨冬青
邵维忠	陆丽娜	陆鑫达	陈向群	周伯生
周克定	周傲英	孟小峰	岳丽华	范 明
郑国梁	施伯乐	钟玉琢	唐世渭	袁崇义
高传善	梅宏	程 旭	程时端	谢希仁
裘字花	哉 技			

To our older brother Farhad, who opened the gate to great opportunities for both of us.

—Farzad and Faranak

List of Abbreviations

AAL1 ATM Adaptation Layer 1 AAL2 ATM Adaptation Layer 2

ABV Assertion-Based Verification

AC Alternating Current

ADC Analog-to-Digital Converter

ADPCM Adaptive Differential Pulse Code Modulation

ASIC Application-Specific Integrated Circuit

ATM Asynchronous Transfer Mode

ATPG Automatic Test Pattern Generation
BFM Bus Functional Model

BGA Ball Grid Array

BIST Built-In Self Test

CAD Computer Aided Design

CELP Code Excited Linear Predictive
CMOS Complementary Metal Oxide Semiconductor

CODEC COder/DECoder

CPCI Compact Peripheral Component Interconnect

CTV Cable TV

CVS Concurrent Versions System
DAC Digital-to-Analog Converter

DC Direct Current
DDR Double Data Rate
DDS Digital Data Service
DFT Design For Test

DIP Dual In-Line Package
DLL Digital Link Layer
DMA Direct Memory Access

DRAM Dynamic Random Access Memory

DRC Design Rule Check
DSL Digital Subscriber Line

DSM Deep Sub-Micron

DSP Digital Signal Processor

DTMF Dual-Tone Multi Frequency

DUT Design Under Test

ECO Engineering Change Orders EDA Electronic Design Automation

EDIF Electronic Design Interchange Format

ERC Electrical Rule Check
ESD Electrostatic Discharge
FIFO First-In First-Out

FPGA Field Programmable Gate Array

FSM Finite State Machine

GND Ground

GPS Global Positioning System

HDL Hardware Description Language

HLB Hierarchical Layout Block

HW/SW Hardware/Software
ICs Integrated Circuits
ILM Interface Logic Models
IP Intellectual Property
IP Internet Protocol
IPO In Place Optimization

IR commonly refers to voltage drop from V = IR

ISDN Integrated Services Digital Network
ITU International Telecommunication Union

JTAG Joint Test Action Group

K-maps Karnaugh maps
LEC Line Echo Canceller

LVS Layout Versus Schematic MAC Media Access Control

MII Media Independent Interface
MPEG Moving Picture Experts Group

MPU MicroProcessor Unit

MVIP Multi Vendor Integration Protocol
NMOS N-channel Metal-Oxide-Semiconductor

NRE Non-Recurring Engineering

OCB On-Chip Buses OCP Open Core Protocol

OIF Optical Internetworking Forum

PCB Printed Circuit Board

PCI Peripheral Component Interconnect

PCM Pulse Code Modulation

PGA Pin Grid Array
PIP Picture In Picture
PLL Phase Locked Loops

PMOS P-channel Metal-Oxide-Semiconductor
PSTN Public Switched Telephone Network
PVT Process, Voltage, and Temperature

QFP Quad Flat Pack

QAM Quadrature Amplitude Modulation QPSK Quadrature Phase Shift Keying

RCS Revision Control System

RGB Red-Green-Blue

RISC Reduced Instruction Set Computer
RMII Reduced Media Independent Interface

RT Register Transfer

RTL Register Transfer Level

SB SiliconBackplane

SCSA Signal Computing System Architecture

SDC SDRAM Controller SDF Standard Delay Format

SDRAM Synchronous Dynamic Random Access Memory

Serdes Serializer/Deserializer

SFI Serdes-to-Framer Interface

SI Signal Integrity
SOC System On a Chip
SOP Small Outline Package

SPI-4P2 System Packet Interface Level 4 Phase 2

STA Static Timing Analysis

STB Set Top Box STV Satellite TV

TAT Turn Around Time

TCP Transfer Control Protocol
TDM Time Division Multiplexing

TSI Time Slot Interchange

TTM Time To Market

UDP User Datagram Protocol USB Universal Serial Bus

UTOPIA Universal Test Operation PHY Interface for ATM

VAD Voice Activity Detector VC Virtual Components

VCI Virtual Component Interface

VHDL VHSIC (Very high-speed integrated circuit) Hardware

Description Language

VOCODER Voice CODER VoIP Voice over IP

VoN Voice over Network

VSIA Virtual Socket Interface Alliance

WAN Wide Area Network
WLM Wire Load Models
xDSL Digital Subscriber Line

XNF Zilinx Netlist Format

Preface

The term SOC (system-on-a-chip) has been used in the electronic industry over the last few years. However, there are still a lot of misconceptions associated with this term. A good number of practicing engineers don't really understand the differences between ASICs and SOCs. The fact that the same EDA tools are used for both ASICs and SOCs design and verification doesn't help to reduce the misconceptions.

This book describes the practical aspects of ASIC and SOC design and verification. It reflects the current issues facing ASIC/SOC designers.

The following items characterize the book:

- It deals with everyday issues that ASIC/SOC designers have to face as opposed to generic textbook examples covered in other books.
- It emphasizes principles and techniques as opposed to specific tools. Once the designers understand the underlying principles of practical design, they can apply them with various tools.

- FPGAs will not be covered in this book. However, in Chapter 2 we cover a short section on FPGA to ASIC conversion. Earlier books have covered design and verification of FPGAs adequately.
- It provides tips and guidelines for front-end and back-end designs.
- Modern physical design techniques are covered.
- Low-power design techniques and methodologies are explored for both ASICs and SOCs.

This book is to be used for self-study by practicing engineers. Design and verification engineers who are working with ASICs and SOCs will find the book very useful. Upper-level undergraduate and graduate students in electrical engineering can use it as a reference book in courses in logic and chip design and related topics.

The material covered in the book requires understanding of EDA tools as well as front-end and back-end processes in chip design. An initial course in logic design is required.

The book is organized in the following fashion.

In Chapter 1 we introduce the goals of this manuscript. The differences between ASICs and SOCs are introduced. The concept of Intellectual Property (IP) is covered as well as an overview of design methodologies.

SOC design challenges such as integration of IPs are also covered.

A gateway VOIP (Voice Over IP) SOC example is given in this chapter.

Chapter 2 covers an overview of ASIC design concepts, methodology, and front-end design flow. Useful guidelines for hierarchical design methodology are presented such as placement-based synthesis and interface logic models. Some key questions that ASIC designers should consider when designing ASICs are presented. FPGA to ASIC conversion is covered in Section 2.3. An overview of verification and Design for Test (DFT) techniques are also presented in this chapter.

Chapter 3 continues with the VOIP SOC example from Chapter 1. Design for integration is covered in Section 3.2. Section 3.3 covers SOC verification planning guidelines such as resource planning and regression planning. Automation and IP verification are also covered in Section 3.3. This chapter ends with a detailed design example of a Set-Top Box (STB).

Chapter 4 covers an overview of the physical design flow. Some tips and guidelines for physical design are given such as logical vs. physical hierarchy, multiple placements and routing, and nonroutable congested areas.

Two examples of modern physical-design techniques are presented in Section 4.4. These methods each overcome the problems associated with traditional physical design techniques.

In Chapter 5 we present low-power design techniques. In this chapter, sources of power dissipation in CMOS devices are discussed. Several methods of power optimization at various levels of abstraction for ASICS and SOCs are explained. These techniques include: algorithm-level optimization, architecture-level optimization, RT-level optimization, and gate-level optimization. Appendix A should be used in conjunction with this chapter.

Appendix A summarizes EDA low-power design tools from Sequence Design, Inc.

Appendix B gives an overview of OCP (Open Core Protocol) that is used as a core interface standard for IP integration.

Appendix C gives an introduction to Phase-Locked Loops which are widely used in almost all ASICs and SOCs.

Acknowledgments

We are indebted to Professor Wayne Wolf of the electrical engineering department at Princeton University and Richard Rubinstein for their detailed review of the manuscript, constructive criticism, and suggestions of information to be added.

In addition we would like to thank the following people and companies:

- The staff of Prentice Hall, especially Bernard Goodwin, for his support of this project
- Ken Schmidt for reviewing the chapter on low power
- Ron Sailors for reviewing parts of the book
- Farshid Tabrizi and Munir Ahmed of Ammocore Technology Inc.
- Michel Courtoy, vice president of marketing at Silicon Prespective, Inc. (A Cadence Company)
- Plato Design Systems (A Cadence Company)
- Fujitsu Microelectronics of America
- se Sequence Design, Inc.

- OCP-IP association
- The staff of BooksCraft, Inc., for their help in producing the book

Farzad Nekoogar Faranak Nekoogar



经典原版书库

1	•
	c
	Ì
Ì	
ĺ	
1	
ł	
1	
1	
ĺ	
į .	
	_
	ı
;	
	Ľ
	Ņ
	_
	2

Garcia-Molina/42.00

Coulouris/75.00

Date/65.00

Hwang/59.00

Silberschatz/65.00

Witten/40.00 Comer/23.00

anenbaum/48.00 anenbaum/38.00 Kernighan/22.00 Stroustrup/38.00 Hamacher/48.00 Campione/49.00 Muchnick/80.00 Jennessy/88.00 Patterson/58.00 Louden/58.00 stevens/49.00 Sebesta/45.00 3 Garside 55.00 Roberts/60.00 Sarwar/49.00 4wang/69.00 Collins/69.00 3rama/68.00 Kelley/65.00 Wang/55.00 Culler/88.00 3ckel/49.00 Sethi/39.00 Nutt/32.00 可扩展并行计算: 技术、结构与编程 示催C++面向对象程序设计(第2版) C++编程思想 第2卷:实用编程技术 计算机组织与设计: 硬件/软件接口 程序设计语言 概念和结构 (第2版) 计算机体系结构:量化研究方法 程序设计语言原理(第5版) 结构化计算机组成(第4版) inux操作系统内核实习 **高级编译器设计与实现 処代操作系统(第2版**) 件行计算导论(第2版) C++编程思想 (第2版) 2++语言的设计和演化 ava编程思想(第3版 [ava语言导学 (第3版] **件行计算机体系结构** 十算机组成 (第5版) C语言的科学和艺术 JNIX环境高级编程 C语言教程(第4版) JNIX操作系统教程 lava教程 (第2版) 编译原理与实践 数据结构与STL 程序设计实践

软件工程:实践者的研究方法(第4版) 面向对象方法:原理与实践(第3版) 面向对象与经典软件工程(第5版) **软件需求管理:用例方法(第2版**) 分布式系统概念与设计 (第3版) 面向对象软件开发原理 (第2版) 数据通信与网络教程(第3版) 系统分析与设计教程(第5版 面向对象软件构造 (第2版) 数据库系统导论 (第7版) internet技术基础(第3版) 软件工程: Java语言实现 **高级计算机体系结构** 计算机安全 (第3版) T项目管理(第2版) 软件工程 (第6版) 系统分析与设计 Software for Use 软件可靠性工程 数据库系统实现 数据库系统概念 高性能通信网络 数据通信与网络 编写有效用例 通信网络基础 快速软件开发 软件过程改进 计算机网络 数据挖掘 3ckel/66.00 (附光盘)

Sliëns/59.00 (附光盘)

Graham/79.00

Schach/59.00

Meyer/78.00

Forouzan/59.00

Pfleeger/69.00

Walrand/64.00 Walrand/32.00

Shay/70.00

Peterson/65.00

Constantine/39.00

Cockburn/25.00

Schach/51.00

Schwalbe/65.00

Sommerville/69.00

Pressman/68.00

McConnell/58.00

Zahran/49.00

Musa/49.00

effingwell/55.00

atzinger/39.00

Shelly/58.00