
THOMSON

逻辑设计基础

(英文版·第5版)

5th Edition

Fundamentals of Logic Design





Charles I (美) Charles H. Roth, Jr. 著

经 典 原 版 书 库

Control H some

Fundamentals of Logic Design (5th Edition)

4SBN: 0-534-37804-8

Copyright @ 2004 by Brooks/Cole, a division of Thomson Learning.

提提其其一大學工程學

violation of the Copyright Act. No part of this publication may be reproduced or distributed by any means, or stored in a database or returned system, without the prior written permission of the publisher.

(英文版:第5版)

Fundamentals of Logic Design

(5th Edition)

江苏工业学院图书馆

藏书章

A Mountenant Collection Collection (5th Builden)

(美) Charles H. Roth, Jr. 著

医经营损 英马尔拉拉 医光光量器

医40/80 联 20/20 医 第 25 10 20 20 3


机输送。其时,据其其其中,所以不够为未为22岁。自以类对20003万

是此一种。

(1) 1 (2) (2) (2) (2)

Story of Oscion 18

· 在 4 4 4 4 4 4 4



用版本 县、约里曾成了

Charles H. Roth, Jr.

Fundamentals of Logic Design (5th Edition)

ISBN: 0-534-37804-8

Copyright © 2004 by Brooks/Cole, a division of Thomson Learning.

Original language published by Thomson Learning (a division of Thomson Learning Asia Pte Ltd). All rights reserved.

China Machine Press is authorized by Thomson Learning to publish and distribute exclusively this English language reprint edition. This edition is authorized for sale in the People's Republic of China only (excluding Hong Kong, Macao SARs and Taiwan). Unauthorized export of this edition is a violation of the Copyright Act. No part of this publication may be reproduced or distributed by any means, or stored in a database or retrieval system, without the prior written permission of the publisher.

本书原版由汤姆森学习出版集团出版。版权所有,盗印必究。

本书英文影印版由汤姆森学习出版集团授权机械工业出版社独家出版发行。此版本仅限在中华人民共和国境内(不包括中国香港、澳门特别行政区及中国台湾)销售。未经授权的本书出口将被视为违反版权法的行为。未经出版者预先书面许可,不得以任何方式复制或发行本书的任何部分。

981-254-071-7

本书版权登记号: 图字: 01-2003-7041

图书在版编目(CIP)数据

逻辑设计基础 (英文版・第5版)/(美) 罗斯 (Roth, C. H.) 著. -北京: 机械工业出版 社, 2003.10

(经典原版书库)

书名原文: Fundamentals of Logic Design (5th Edition)

ISBN 7-111-12351-4

I 逻 ··· II. 罗 ··· II. 逻辑设计 - 基本知识 - 英文 Ⅳ. TP302.2

中国版本图书馆CIP数据核字(2003)第088084号

机械工业出版社(北京市西城区百万庄大街22号 邮政编码 100037)

责任编辑: 迟振春

北京昌平奔腾印刷厂印刷・新华书店北京发行所发行


2003年10月第1版第1次印刷

787mm×1092mm 1/16·44.25印张

印数: 0 001-3 000册

定价: 68.00元(附光盘)

凡购本书,如有倒页、脱页、缺页,由本社发行部调换本社购书热线电话:(010)68326294



Preface

vide an opportunity codesign a logical includant then test its operation. The Similard to vic

tal systems design course that stresses more intuitive concepts like the development of

After studying this text, you should be able to apply switching theory to the solution of logic name and be able to apply switching theory of switching circuits of logic and be and how to apply it. After a brief introduction, you will study Boolean algebra, which is the basic mathematical tool needed to analyze and synthesize an important class of switching circuits. Starting from a problem statement, you will learn to design circuits of logic gates and synthesize an important class of switching circuits. Starting from a problem statement, you will learn to design circuits of logic gates and synthesize an important class of switching circuits. Then standard a specified relationship between signals at the input and output terminals. Then a smalley a salar so you will study the logical properties of flip-flops, which serve as memory devices in second that have a specified relationship between signals at the input and output terminals. Then a smalley a salar subject to the logical properties of flip-flops with circuits of logic gates, you will flip-flops with circuits of logic gates, you will lightly necessary and similar circuits. You will also about a study the VHDL hardware description language and its application to the design of combinational logic, sequential logic, and simple digital systems.

the text has been reorganized to provide a better teaching sequence, and obsolete material in the text has been reorganized to provide a better teaching sequence, and obsolete material had social with the text has been removed. The chapter on latches and flip-flops has been rewritten. Greater emphasis is placed on the use of programmable logic devices (PLDs), including programmable gate arrays and complex PLDs. New exercises and problems have been added to every unit, and several sections have been rewritten to clarify the presentation. Three chapters on the VHDL hardware description language have been added, and more emphasis is placed in the role of simulation and computer-aided design of logic circuits.

This text is designed so that it can be used in either a standard lecture course or in a selfminimal of the paced course. In addition to the standard reading material and problems, study guides and
other aids for self-study are included in the text. The content of the text is divided into 20
to amount in the study units. These units form a logical sequence so that mastery of the material in one unit
the study of succeeding units. Each unit consists of four parts.
First, a list of objectives states precisely what you are expected to learn by studying the unit.
Next, the study guide contains reading assignments and study questions. As you work
through the unit, you should write out the answers to these study questions. The text material and problem set that follow are similar to a conventional textbook. When you complete

The study units are divided into three main groups. The first 9 units treat Boolean algebra and the design of combinational logic circuits. Units 11 through 16, 18 and 19 are mainly concerned with the analysis and design of clocked sequential logic circuits, including circuits for arithmetic operations. Units 10, 17, and 20 introduce the VHDL hardware description language and its application to logic design.

Since the computer plays an important role in the logic design process, integration of computer usage into the first logic design course is very important. A computer-aided logic design program, called LogicAid, is included on the CD provided with this textbook. LogicAid allows the student easily to derive simplified logic equations from minterms, truth tables, and state tables. This relieves the student of some of the more tedious computations and permits the solution of more complex design problems in a shorter time. LogicAid also provides tutorial help for Karnaugh maps and derivation of state graphs.

Several of the units include simulation or laboratory exercises. These exercises provide an opportunity to design a logic circuit and then test its operation. The SimUaid logic simulator, provided on the CD, may be used to verify the logic designs. The lab equipment required for testing either can be a breadboard with integrated circuit flip-flops and logic gates or a circuit board with a programmable logic device. If such equipment is not available, the lab exercises can be simulated with SimUaid or just assigned as design problems. This is especially important for Units 8, 16, and 20 because the comprehensive design problems in these units help to review and tie together the material in several of the preceding units.

As integrated circuit technology continues to improve to allow more components on a chip, digital systems continue to grow in complexity. Design of such complex systems is facilitated by the use of a hardware description language such as VHDL. This text introduces the use of VHDL in logic design and emphasizes the relationship between VHDL statements and the corresponding digital hardware. VHDL allows digital hardware to be described and simulated at a higher level before it is implemented with logic components. Computer programs for synthesis can convert a VHDL description of a digital system to a corresponding set of logic components and their interconnections. Even though use of such computer-aided design tools helps to automate the logic design process, we believe that it is important to understand the underlying logic components and their timing before writing VHDL code. By first implementing the digital logic manually, students more fully can appreciate the power and limitations of VHDL.

This text is written for a first course in the logic design of digital systems. It is written on the premise that the student should understand and learn thoroughly certain fundamental concepts in a first course. Examples of such fundamental concepts are the use of Boolean algebra to describe the signals and interconnections in a logic circuit, use of systematic techniques for simplification of a logic circuit, interconnection of simple components to perform a more complex logic function, analysis of a sequential logic circuit in terms of timing charts or state graphs, and use of a control circuit to control the sequence of events in a digital system.

The text attempts to achieve a balance between theory and application. For this reason, the text does not overemphasize the mathematics of switching theory; however, it does present the theory that is necessary for understanding the fundamental concepts of logic design. After completing this text, the student should be prepared for a more advanced digital systems design course that stresses more intuitive concepts like the development of

algorithms for digital processes, partitioning of digital systems into subsystems, and implementation of digital systems using currently available hardware. Alternatively, the student should be prepared to go on to a more advanced course in switching theory that further develops the theoretical concepts that have been introduced here.


Although the technology used to implement digital systems has changed significantly since the first edition of this text was published, the fundamental principles of logic design have not. Truth tables and state tables still are used to specify the behavior of logic circuits, and Boolean algebra is still a basic mathematical tool for logic design. Even when programmable logic devices are used instead of individual gates and flip-flops, reduction of logic equations is still desirable in order to fit the equations into smaller PLDs. Making a good state assignment is still desirable, because without a good assignment, the logic equations may require larger PLDs.

The text is suitable for both computer science and engineering students. Material relating to circuit aspects of logic gates is contained in Appendix A so that this material can conveniently be omitted by computer science students or other students with no background in electronic circuits. The text is organized so that Unit 6 on the Quine-McCluskey procedure may be omitted without loss of continuity. The three units on VHDL can be studied in the normal sequence, studied together after the other units, or omitted entirely.

Although many texts are available in the areas of switching theory and logic design, this text was originally developed to meet the needs of a self-paced course in which students are expected to study the material on their own. Each of the units has undergone extensive class testing in a self-paced environment and has been revised based on student feedback.

Study guides and text material have been expanded as required so that students can learn from the text without the aid of lectures and so that almost all of the students can achieve mastery of all of the objectives. Supplementary materials were developed as the text was being written. An instructor's manual is available that includes suggestions for using the text in a standard or self-paced course, quizzes on each of the units, and suggestions for laboratory equipment and procedures. The instructor's manual also contains solutions to problems, to unit quizzes, and to lab exercises.

To be effective, a book designed for self-study cannot simply be written. It must be tested and revised many times to achieve its goals. I wish to express my appreciation to the many professors, proctors, and students who participated in this process. Special thanks go to Dr. David Brown, who worked with me in teaching the self-paced course, and who made many helpful suggestions for improving the text. I am especially grateful to graduate teaching assistant, Mark Story, who developed many new problems and solutions for this edition and who offered many suggestions for improving the consistency and clarity of the presentation.



How to Use This Book for Self-Study

good trate assignment is still desirable, because valuout a pood assignment, the logic equa-

veniently be omitted by continuer science students or other students with no background in

The text is suitable for both computer science and engineering students. Material relat-

aspects of fogic gates is contained in Appendix A so that this material can con-

plementation of diviral systems using currently available ha should be properted to go on to a more advanced course

If you wish to learn all of the material in this text to mastery level, the following study procedures are recommended for each unit:

1. Read the Objectives of the unit. These objectives provide a concise summary of what you should be able to do when you complete study of the unit.

Work through the Study Guide. After reading each section of the text, write out the answers to the corresponding study guide questions. In many cases, blank spaces are left in the study guide so that you can write your answers directly in this book. By doing this, you will have the answers conveniently available for later review. The study guide questions generally will help emphasize some of the important points in each section or will guide you to a better understanding of some of the more difficult points. If you cannot answer some of the study guide questions, this indicates that you need to study the corresponding section in the text more before proceeding. The answers to selected study guide questions are given in the back of this book; answers to the remaining questions generally can be found within the text.

Several of the units (Units 3, 5, 6, 11, 13, 14, and 18) contain one or more programmed exercises. Each programmed exercise will guide you step-by-step through the solution of one of the more difficult types of problems encountered in this text. When working through a programmed exercise, be sure to write down your answer for each part in the space provided before looking at the answer and continuing with the next part of the exercise.

Work the assigned Problems at the end of the unit. Check your answers against those at the end of the book and rework any problems that you missed.


5. Reread the Objectives of the unit to make sure that you can meet all of them. If in doubt, review the appropriate sections of the text.

6. If you are using this text in a self-paced course, you will need to pass a readiness test on each unit before proceeding with the next unit. The purpose of the readiness test is to make sure that you have mastered the objectives of one unit before moving on to the next unit. The questions on the test will relate directly to the objectives of the unit, so that if you have worked through the study guide and written out answers to all of the study guide questions and to the problems assigned in the study guide, you should have no difficulty passing the test.

and logic design, this course in which students are s has undergone extensive class

all of the students can achieve developed as the text was suggestions for using the units, and suggestions for lablso contains solutions to prob-

simply be written. It must be xpress my appreciation to the n this process. Special thanks go li-paced course, and who made sially grateful to graduate teachns and solutions (or this edition ney and clarity of the presen-



8

Brief Contents

Analysis or Clocked Sequencial Circuits

Logic Devices 224

Latches and Flip-Flops

Registers and Counters

ly Brief Contents

0

Er

100

990	162	Derivation of State Graphs and Tab	
	1	Introduction Number Systems and Conversion	1
	2	Boolean Algebra 26	CI
	3	Boolean Algebra (Continued) 53	
	4	Applications of Boolean Algebra	77
563	5	Karnaugh Maps 109	er
	6 8	Quine-McCluskey Method 149	
	7	Multi-Level Gate Circuits NAND and NOR Gates 173	A
		Addition of 2's Companies and see	


Combinational Circuit Design

and Simulation Using Gates

Α

Appendices 610

Multiplexers, Decoders, and Programmable 9 Logic Devices 224 10 Introduction to VHDL 257 11 **Latches and Flip-Flops** 290 **12** Registers and Counters 319 13 **Analysis of Clocked Sequential Circuits 355** 14 **Derivation of State Graphs and Tables** 390 **Reduction of State Tables** 15 State Assignment 425 16 **Sequential Circuit Design 465 17** VHDL for Sequential Logic 501 18 **Circuits for Arithmetic Operations** 19 **State Machine Design with SM Charts** 563 20 VHDL for Digital System Design 583



Contents

Preface XV How to Use This Book for Self-Study XVIII

St. secretors and and envisored

Sociean Algebra (Continued)

Introduction Number Systems and Conversion 1

Objectives 1
Study Guide 2

1.1 Digital Systems and Switching Circuits 6

1.2 Number Systems and Conversion 8

1.3 Binary Arithmetic 12

1.4 Representation of Negative Numbers 15
Addition of 2's Complement Numbers 17
Addition of 1's Complement Numbers 18

2 Boolean Algebra 26 Mais masteria

Binary Codes 20

Conversion of English Sentences to boolean Equations 84

1.5

Objectives 26
Study Guide 27

2.1 Introduction 33

vi Contents

2.: 2.: 2.: 2.: 2.: 2.:	Boolean Expressions and Truth Tables 36 Basic Theorems 38 Commutative, Associative, and Distributive Laws 39 Simplification Theorems 41 Multiplying Out and Factoring 43
3 в	polean Algebra (Continued) 53
3.1 3.2 3.3 3.4 3.5	Exclusive-OR and Equivalence Operations 60 The Consensus Theorem 62 Algebraic Simplification of Switching Expressions 64
4 M	oplications of Boolean Algebra interm and Maxterm Expansions 77
4.1 4.2 4.3 4.4 4.5 4.6 4.7	Combinational Logic Design Using a Truth Table 86 Minterm and Maxterm Expansions 87 General Minterm and Maxterm Expansions 90 Incompletely Specified Functions 93 Examples of Truth Table Construction 94

5 Karnaugh Maps 109

Objectives 109 Study Guide 110

- **5.1** Minimum Forms of Switching Functions 120
- **5.2** Two- and Three-Variable Karnaugh Maps 121
- 5.3 Four-Variable Karnaugh Maps 126
- **5.4** Determination of Minimum Expressions Using Essential Prime Implicants 129
- 5.5 Five-Variable Karnaugh Maps 134
- 5.6 Other Uses of Karnaugh Maps 136
- Other Forms of Karnaugh Maps 138Programmed Exercises 139Problems 144

6 Quine-McCluskey Method 149

Objectives 149

Study Guide 150

- **6.1** Determination of Prime Implicants 155
- **6.2** The Prime Implicant Chart 158
- 6.3 Petrick's Method 161
- **6.4** Simplification of Incompletely Specified Functions 162
- **6.5** Simplification Using Map-Entered Variables 163
- 6.6 Conclusion 165
 Programmed Exercise 166
 Problems 170

Multi-Level Gate CircuitsNAND and NOR Gates 173

Objectives 173 Study Guide 174

- 7.1 Multi-Level Gate Circuits 179
- 7.2 NAND and NOR Gates 183

7 7 7	 Design of Two-Level Circuits Using NAND and NOR Gates 185 Design of Multi-Level NAND and NOR Gate Circuits 188 Circuit Conversion Using Alternative Gate Symbols 189 Design of Two-Level, Multiple-Output Circuits 192 Determination of Essential Prime Implicants for Multiple-Output Realization 194 Multiple-Output NAND and NOR Circuits 196 Problems 196
	Combinational Circuit Design and Simulation Using Gates 201
8 ,8 .8.	Objectives 201 Study Guide 202 Review of Combinational Circuit Design 205 Design of Circuits with Limited Gate Fan-In 206 Gate Delays and Timing Diagrams 208 Hazards in Combinational Logic 210 Simulation and Testing of Logic Circuits 213 Problems 216 Design Problems 218
9 L	Multiplexers, Decoders, and Programmable ogic Devices 224
9. 9. 9. 9. 9.	 Multiplexers 230 Three-State Buffers 233 Decoders and Encoders 235 Read-Only Memories 238 Programmable Logic Devices 242 Programmable Logic Arrays 242 Programmable Array Logic 245

9.8 Field Programmable Gate Arrays 249Decomposition of Switching Functions 250Problems 253

10 Introduction to VHDL 257

Objectives 257 Study Guide 258

- 10.1 VHDL Description of Combinational Circuits 262
- **10.2** VHDL Models for Multiplexers 265
- **10.3** VHDL Modules 267 Four-Bit Full Adder 269
- 10.4 Signals and Constants 272
- **10.5** Arrays 273
- **10.6** VHDL Operators 276
- 10.7 Packages and Libraries 277
- 10.8 IEEE Standard Logic 279
- **10.9** Compilation and Simulation of VHDL Code 282 Problems 283

11 Latches and Flip-Flops 290

Objectives 290

Study Guide 291

- **11.1** Introduction 295
- 11.2 Set-Reset Latch 296
- 11.3 Gated D Latch 300
- 11.4 Edge-Triggered D Flip-Flop 301
- **11.5** S-R Flip-Flop 303
- **11.6** J-K Flip-Flop 305
- **11.7** T Flip-Flop 306
- 11.8 Flip-Flops with Additional Inputs 307
- **11.9** Summary 309

Problems 310

Programmed Exercise 316

12	Registers and Counters	319

Objectives 319 Study Guide 320

- **12.1** Registers and Register Transfers 325
 Parallel Adder with Accumulator 327
- 12.2 Shift Registers 329
- 12.3 Design of Binary Counters 333
- **12.4** Counters for Other Sequences 338

 Counter Design Using D Flip-Flops 34
- 12.5 Counter Design Using S-R and J-K Flip-Flops 342
- **12.6** Derivation of Flip-Flop Input Equations—Summary 345 Problems 349

13 Analysis of Clocked Sequential Circuits 355

Objectives 355 Study Guide 356

- 13.1 A Sequential Parity Checker 362
- 13.2 Analysis by Signal Tracing and Timing Charts 364
- 13.3 State Tables and Graphs 367Construction and Interpretation of Timing Charts 372
- 13.4 General Models for Sequential Circuits 374
 Programmed Exercise 378
 Problems 382

14 Derivation of State Graphs and Tables 390

Objectives 390 Study Guide 391

- 14.1 Design of a Sequence Detector 393
- **14.2** More Complex Design Problems 398
- 14.3 Guidelines for Construction of State Graphs 402
- 14.4 Serial Data Code Conversion 407

14.5 Alphanumeric State Graph Notation 410Programmed Exercises 412Problems 419

Reduction of State Tables State Assignment 425

Objectives 425 Study Guide 426

- **15.1** Elimination of Redundant States 433
- **15.2** Equivalent States 434
- 15.3 Determination of State Equivalence Using an Implication Table 437
- **15.4** Equivalent Sequential Circuits 440
- **15.5** Incompletely Specified State Tables 442
- 15.6 Derivation of Flip-Flop Input Equations 443
- 15.7 Equivalent State Assignments 446
- **15.8** Guidelines for State Assignment 449
- **15.9** Using a One-Hot State Assignment 453 Problems 455

16 Sequential Circuit Design 465

Objectives 465 Study Guide 466

- 16.1 Summary of Design Procedure for Sequential Circuits 468
- **16.2** Design Example—Code Converter 469
- **16.3** Design of Iterative Circuits 472 Design of a Comparator 473
- 16.4 Design of Sequential Circuits Using ROMs and PLAs 476
- **16.5** Sequential Circuit Design Using CPLDs 479
- 16.6 Sequential Circuit Design Using FPGAs 483
- **16.7** Simulation and Testing of Sequential Circuits 485
- 16.8 Overview of Computer-Aided Design 490Design Problems 492Additional Problems 498

oritorito	
17	VHDL for Sequential Logic 501
••••	Objectives 501
	Objectives 501 Study Guide 502
	17.1 Modeling Flip-Flops Using VHDL Processes 506
	17.2 Modeling Registers and Counters Using VHDL Processes 509
	17.3 Modeling Combinational Logic Using VHDL Processes 514
	17.4 Modeling a Sequential Machine 515
	17.5 Synthesis of VHDL Code 522
	17.6 More about Processes and Sequential Statements 525
	Problems 527
	Simulation Problems 533
18	Circuits for Arithmetic Operations 535 Objectives 535
	Study Guide 536
	18.1 Serial Adder with Accumulator 538
	18.2 Design of a Parallel Multiplier 542
	18.3 Design of a Binary Divider 546
	Programmed Exercises 551
	Problems 555
19	State Machine Design with SM Charts 563
	Objectives 563
	Study Guide 564
	19.1 State Machine Charts 565
	19.2 Derivation of SM Charts 569
	19.3 Realization of SM Charts 575 Problems 579