

# **Through Silicon Vias**

Materials, Models, Design, and Performance

Brajesh Kumar Kaushik • Vobulapuram Ramesh Kumar Manoj Kumar Majumder • Arsalan Alam



## **Through Silicon Vias**

Materials, Models, Design, and Performance

Brajesh Kumar Kaushik • Vobulapuram Ramesh Kumar Manoj Kumar Majumder • Arsalan Alam



CRC Press is an imprint of the Taylor & Francis Group, an **Informa** business

CRC Press Taylor & Francis Group 6000 Broken Sound Parkway NW, Suite 300 Boca Raton, FL 33487-2742

© 2017 by Taylor & Francis Group, LLC CRC Press is an imprint of Taylor & Francis Group, an Informa business

No claim to original U.S. Government works

Printed on acid-free paper Version Date: 20160624

International Standard Book Number-13: 978-1-4987-4552-9 (Hardback)

This book contains information obtained from authentic and highly regarded sources. Reasonable efforts have been made to publish reliable data and information, but the author and publisher cannot assume responsibility for the validity of all materials or the consequences of their use. The authors and publishers have attempted to trace the copyright holders of all material reproduced in this publication and apologize to copyright holders if permission to publish in this form has not been obtained. If any copyright material has not been acknowledged please write and let us know so we may rectify in any future reprint.

Except as permitted under U.S. Copyright Law, no part of this book may be reprinted, reproduced, transmitted, or utilized in any form by any electronic, mechanical, or other means, now known or hereafter invented, including photocopying, microfilming, and recording, or in any information storage or retrieval system, without written permission from the publishers.

For permission to photocopy or use material electronically from this work, please access www.copyright.com (http://www.copyright.com/) or contact the Copyright Clearance Center, Inc. (CCC), 222 Rosewood Drive, Danvers, MA 01923, 978-750-8400. CCC is a not-for-profit organization that provides licenses and registration for a variety of users. For organizations that have been granted a photocopy license by the CCC, a separate system of payment has been arranged.

**Trademark Notice:** Product or corporate names may be trademarks or registered trademarks, and are used only for identification and explanation without intent to infringe.

Visit the Taylor & Francis Web site at http://www.taylorandfrancis.com

and the CRC Press Web site at http://www.crcpress.com

### **Through Silicon Vias**

Materials, Models, Design, and Performance

#### Preface

The conventional two-dimensional integrated circuit (2D IC) packaging technique has almost reached its maximum profitable limit and is no longer useful for future IC integration. With the advancement in technology, the density of dies keeps increasing, and, therefore, the number of input/output (I/O) pins increases exponentially according to Rent's rule, and the interconnect length also increases to communicate between the dies. Therefore, due to the limited number of I/O pins and longer interconnects between dies, 2D IC integration offers lower bandwidth and thus degrades system performance. Recent advances in semiconductor technology offer vertical interconnect access (via) that extends through silicon, known as through silicon via (TSV). Compared to the conventional wire bond, TSVs offer higher bandwidth and density with low latency, and power dissipation, thereby enabling higher integration density and superior system performance. The use of TSVs is the only way to overcome the difficulties of 2D packaging issues while extending the momentum of Moore's law for future very-largescale integration (VLSI) technology by using the advanced packaging chips named as three-dimensional (3D) chips.

Development of a reliable 3D integrated system is largely dependent on the choice of filler materials used in TSVs. Although several researchers demonstrated that copper (Cu) is a suitable filler material, but recently graphene-based nano-interconnects have rapidly gained interest to replace Cu. Graphene-based nano-interconnects can exhibit unique electrical, thermal, mechanical, and chemical properties. The  $sp^2$  bonding in graphene is stronger than the  $sp^3$  bonding in diamonds. The higher current-carrying capability, long ballistic transport length, higher thermal conductivity, and mechanical strength are responsible for their exciting prospects in the area of advanced packaging techniques.

This book provides a comprehensive review of theory behind TSVs, covering the most recent advancements in materials, models, and design. Furthermore, depending on the geometry and physical configurations, different electrical equivalent models for Cu-, carbon nanotube (CNT)-, and graphene nanoribbon (GNR)-based TSVs are presented. Based on the electrical equivalent models, the performance comparison among the Cu-, CNT-, and GNR-based TSVs is also discussed. The organization of the book is as follows: Chapter 1 introduces the current research scenario in 3D technology and packaging techniques. Chapter 2 discusses the structure, properties, fabrication techniques, and different filler materials of TSVs. Chapter 3 presents the scalable electrical equivalent model of Cu-based TSVs. Additionally, a novel approach is discussed to extract the parasitic parameters of Cu-based TSVs. Chapter 4 provides a brief review of CNTs and the performance

xii Preface

comparison of Cu- and CNT-based TSVs. Chapters 5 and 6 discuss the mixed CNT bundled TSVs and GNR-based TSVs, respectively, along with the performance comparison of Cu- and CNT-based TSVs. Chapter 7 is dedicated to TSV liner materials and their impact on performance. Finally, Chapter 8 introduces the modeling of TSVs using the finite-difference time-domain technique.

Brajesh Kumar Kaushik Vobulapuram Ramesh Kumar Manoj Kumar Majumder Arsalan Alam

#### Authors



Brajesh Kumar Kaushik received his BE degree in Electronics and Communication Engineering from the Deenbandhu Chhotu Ram University of Science and Technology (formerly *Chhotu Ram State College of Engineering*), Murthal, Haryana, in 1994; his M.Tech degree in Engineering Systems from Dayalbagh Educational Institute, Agra, Uttar Pradesh, in 1997; and his PhD degree under the All India Council for Technical Education-Quality Improvement Programme (AICTE-QIP) scheme from the Indian Institute of Technology Roorkee,

Roorkee, Uttarakhand, India, in 2007. He served at Vinytics Peripherals Pvt. Ltd., Delhi, from 1997 to 1998 as the Research and Development Engineer for microprocessor-, microcontroller-, and DSP processor-based systems.

Dr. Kaushik joined the Department of Electronics and Communication Engineering, Govind Ballabh Pant Engineering College, Pauri Garhwal, Uttarakhand, India, as a Lecturer in July 1998, where he also served as an Assistant Professor from May 2005 to May 2006 and as an Associate Professor from May 2006 to December 2009. He is currently serving as an Associate Professor in the Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee. His research interests include high-speed interconnects, low-power very-large-scale integration (VLSI) design, CNT-based designs, organic thin-film transistor design and modeling, and spintronics-based devices and circuits. He has published extensively in several national and international journals and conferences of repute. Dr. Kaushik is a reviewer of many international journals belonging to various publication houses such the Institute of Electrical and Electronics Engineers (IEEE), the Institution of Engineering and Technology (IET), Elsevier, Springer, Emerald, and Taylor & Francis. He has delivered many keynote addresses in reputed international and national conferences. He holds the position of Editor and Editor-in-Chief of various journals in the field of VLSI and Microelectronics. He is a senior member of IEEE and has received many awards and recognitions from the International Biographical Center, Cambridge, England. His name has been listed in Marquis Who's Who in Science and Engineering® (10th Anniversary, 2008-2009 Edition) and Marquis Who's Who in the World® (26th Edition, 2009).



Vobulapuram Ramesh Kumar received his B.Tech in Electronics and Communication Engineering from Acharya Nagarjuna University, Guntur, Andhra Pradesh, in 2007, M.Tech degree in VLSI design from the National Institute of Technology, Hamirpur, Himachal Pradesh, India, in 2010, and PhD degree from the Indian Institute of Technology Roorkee, Roorkee, Uttarakhand, India, in 2015. He has authored/coauthored over 20 publications in reputed journals and conferences. He has coauthored a book titled *Crosstalk in Modern On-Chip Interconnects-A FDTD Approach* (Singapore, Springer, 2016).

Dr. Kumar worked as an Assistant Professor in the Department of Electronics and Communication Engineering at Gandhi Institute of Technology and Management (GITAM) University, Hyderabad Campus, Andhra Pradesh, from June 2010 to December 2011. He is currently working as an Associate Professor in the Department of Electronics and Communication Engineering at KL University (officially the Koneru Lakshmaiah Education Foundation), Guntur, Andhra Pradesh, India. His current research interests include time-domain numerical methods to approach fast transients characterization techniques, modeling of VLSI on-chip interconnects, graphene-based nano-interconnects, and through silicon vias.



Manoj Kumar Majumder received his B.Tech and M.Tech degrees from West Bengal University of Technology, Bidhan Nagar, West Bengal, India, and Indian Institute of Engineering Science and Technology (IIEST), Shibpur, West Bengal, India, in 2007 and 2009, respectively. He was awarded his PhD degree from the Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, Uttarakhand, India, in 2015. He was a Lecturer in the Durgapur Institute of Advanced Technology

and Management, Durgapur, West Bengal, India, from July 2009 to July 2010. He is currently associated with the academic activities in Electronics and Communication Engineering Department, Techno India University, Kolkata, West Bengal, India.

He has authored over 20 papers in peer-reviewed international journals and over 30 papers in international conferences. He has coauthored a book titled *Carbon Nanotube Based VLSI Interconnects: Analysis and Design* (New York: Springer, 2014) and also a book chapter entitled "Fabrication and modelling of copper and carbon nanotube based through-silicon via" in *Design of 3D Integrated Circuits and Systems* (Boca Raton, FL: CRC Press,

Authors

2014). His current research interests include the area of carbon nanotube and graphene nanoribbon-based VLSI interconnects and vias. His name has been listed in *Marquis Who's Who in the World* (33rd Edition, 2016).



Arsalan Alam received his B.Tech degree from Zakir Hussain College of Engineering and Technology, Aligarh Muslim University, Aligarh, Uttar Pradesh, India, in 2011 and his M.Tech degree in Microelectronics and VLSI from Indian Institute of Technology Roorkee, Roorkee, Uttarakhand, India, 2015. He is currently working as a Research Associate in King Abdullah University of Science & Technology, Thuwal, Saudi Arabia. His research areas are time-domain numerical methods for analyzing the perfor-

mance of VLSI on-chip interconnects and modeling of through silicon vias.

### Contents

Pre	face				Xi
Aut	hors.				xiii
1.	Thre	e-Dime	ensional	Technology and Packaging Techniques	1
	1.1	Introd	uction		1
		1.1.1	Conven	tional Packaging Techniques	1
		1.1.2	Limitat	ions	4
		1.1.3	Recent	Advances in Packaging Technology	4
	1.2 Packaging Techniques of Future ICs			5	
		1.2.1		Interposer Technology	
		1.2.2	Throug	h Silicon Vias	8
		1.2.3		Packaging Technique	
		1.2.4		Less Interconnect Technology	
		1.2.5		rison of Different Packaging Techniques	
	1.3			Architectures	
		1.3.1		grated Microprocessor	
		1.3.2		Array Integration	
		1.3.3	Networ	k-on-Chip Architecture	15
		1.3.4	Wireles	s Sensor Network Architecture	16
	1.4	Summ	nary		17
				stions	
	Refer	ences			20
2.	2. Through Silicon Vias: Materials, Properties, and Fabrication				
	2.1 Introduction				
	2.2 History of Graphene				
	2.3 Carbon Nanotubes				
		2.3.1		ructure of CNT	
			2.3.1.1	Basic Structure of Single-Walled CNT	
			2.3.1.2	Basic Structure of Multiwalled CNT	
		2.3.2		nducting and Metallic CNTs	
		2.3.3		ies and Characteristics	
			2.3.3.1	Strength and Elasticity	
			2.3.3.2	Thermal Conductivity and Expansion	
			2.3.3.3	Field Emission	
			2.3.3.4	Aspect Ratio	
			2.3.3.5	Absorbent	
			2.3.3.6	Conductivity	34

	2.4	Graphe	ene Nanoribbons	37		
		2.4.1	Basic Structure of GNR	.37		
		2.4.2	Semiconducting and Metallic GNRs	39		
		2.4.3	Properties and Characteristics			
			2.4.3.1 MFP of GNR			
	2.5	Proper	ties of TSVs			
		2.5.1	Electrical Properties			
		2.5.2	Thermal Transport			
		2.5.3	Mechanical Performance			
		2.5.4	Thermomechanical Properties	.54		
	2.6	Fabrica	ation of TSVs			
		2.6.1	Via-First TSV	.58		
		2.6.2	Via-Middle TSV	.58		
		2.6.3	Via-Last TSV	.59		
		2.6.4	Etching	.59		
		2.6.5	Deposition of Oxide			
		2.6.6	Barrier Layer or Seed Layer	.60		
		2.6.7	Via Filling/Plating			
		2.6.8	Chemical Mechanical Polishing			
		2.6.9	Wafer Thinning			
	2.7	Challe	nges for TSV Implementation			
		2.7.1	Cost			
		2.7.2	Design	.64		
		2.7.3	Testing			
		2.7.4	Warpage Occurrence			
		2.7.5	Manufacturing	.66		
	2.8					
	Multi	Multiple Choice Questions				
	Short	Short Questions				
	Long	ons	.70			
	Refer	ences		.70		
3.	Copp		ed Through Silicon Vias			
	3.1		uction			
	3.2	Physica	al Configuration	. 76		
	3.3		ing of Cu-Based TSVs	.78		
		3.3.1	Scalable Electrical Equivalent Model of Coupled			
			TSVs with Bumps			
		3.3.2	Modeling of Multicoupled TSVs	. 82		
		3.3.3	Modeling of Coupled TSVs with MES Ground			
		2.2.2	Structure	.83		
		3.3.4	Modeling of TSVs with Ohmic Contact in Silicon			
		-	Interposer			
	3.4		mance Analysis of Cu-Based TSVs			
		3.4.1	Propagation Delay and Power Dissipation	.86		

		3.4.2	Crosstalk-Induced Delay	87	
		3.4.3	Frequency Response and Bandwidth Analysis	89	
	3.5 Summary			92	
	Mult	Multiple Choice Questions			
	Short	Quest	ions	94	
	Long	Questi	ions	95	
	_				
1	Mod	م ده	nd Dayforman as Analysis of CNT Board		
4.	Thro	ening a	nd Performance Analysis of CNT-Based licon Vias	07	
	4.1	Introd	luction	97	
	4.2	<ul><li>4.2 Physical Configuration</li><li>4.3 Real Possibilities of CNT-Based TSVs</li></ul>			
	4.5				
		4.3.1	Imperfect Metal-Nanotube Contact Resistance		
		4.3.2	Densely Packed CNT Bundles		
		4.3.3	Chirality Control		
		4.3.4	Defect-Free CNTs		
	u u	4.3.5	Higher Growth Temperature of CNTs		
	4.4		ling		
		4.4.1	Compact AC Model of SWCNT Bundled TSVs		
		4.4.2	Simplified Transmission Line Model of a TSV Pair		
		4.4.3	Modeling of MWCNT-Based TSV		
	4.5		mance Analysis		
		4.5.1	Propagation Delay and Power Dissipation Analysis		
		4.5.2	Crosstalk Analysis		
		4.5.3	Frequency Response and Bandwidth Analysis	116	
	4.6		usion		
	Multiple Choice Questions				
	Short	Questi	ions	121	
	Long	Questi	ons	122	
	Refer	ences		122	
=	Mira	4 CNT	Bundled Through Silicon Vias	125	
Э.	5.1		luction		
	5.2		gurations of Mixed CNT Bundled TSVs		
	3.2				
		5.2.1	Physical Configuration of a TSV Pair		
	E 2	5.2.2	Mixed CNT Bundled TSVs		
	5.3 Modeling of MCB-Based TSVs				
	5.4	0	Integrity Analysis of MCB-Based TSVs		
		5.4.1	Worst-Case Crosstalk-Induced Delay for Different		
		E 4 3	TSV Pitches		
		5.4.2	In-Phase and Propagation Delay for Different TSV		
		E 4 2	Heights  Noise Peak Voltage for Different TSV Heights	134	
		5.4.3	Noise reak voltage for Different 15V Heights	136	

	.5 Summary       13         Multiple Choice Questions       13         hort Questions       14         ong Questions       14         deferences       14	39 41 41
6.	A Modeling of GNR-Based TSVs with Rough Edges 15. Signal Integrity Analysis of GNR-Based TSVs 15. Signal Integrity Analysis of	45 46 47 49 53
	6.6.1 Propagation Delay for Cu-, SWCNT-, MWCNT-, MCB-, and GNR-Based TSVs	
	SWCNT-, MWCNT-, MCB-, and GNR-Based TSVs 15 7 Summary	57
	hort Questions	59
7.	iners in Through Silicon Vias	63 64 65 66 67 71 74 76 76
8.	Modeling of Through Silicon Vias Using Finite-Difference Time-Domain Technique	79 79 80

	8.2	FDTD	Model	181
		8.2.1	TSV Line Equation	182
		8.2.2	Discretization in Space and Time	182
		8.2.3	Leapfrog Time Stepping	185
		8.2.4	Incorporation of Boundary Conditions	185
			8.2.4.1 Boundary Matching at the Source End	
			8.2.4.2 Boundary Matching at the Load End	187
		8.2.5	FDTD Model for TSV Terminated by a	
			Resistive Load	187
		8.2.6	FDTD Model for TSV Terminated by a	
			Capacitive Load	188
		8.2.7	FDTD Model for TSV Driven by a Resistive Driver	
		8.2.8	FDTD Model for CMOS Gate-Driven TSV	191
		8.2.9	FDTD Model for Coupled Transmission Line	194
	8.3	Perfor	mance Analysis of TSVs	195
		8.3.1	Crosstalk Noise	195
			8.3.1.1 Functional Crosstalk	196
			8.3.1.2 Dynamic Crosstalk	196
		8.3.2	Effect of TSV Length Variation	198
	8.4	Sumn	nary	200
	Multiple Choice Questions			201
	Short Questions			202
	Long Questions			203
	References			203
An	swers	to Mu	ltiple Choice Questions	205
Inc	lex			207