# 国外大学优秀教材 — 微电子类系列 (影印版)

Miron Abramovici Melvin A. Breuer Arthur D. Friedman

# 数字系统测试 和可测性设计

DIGITAL SYSTEMS TESTING AND TESTABLE DESIGN

Miron Abramovici Melvin A. Breuer Arthur D. Friedman



# 国外大学优秀教材 — 微电子类系列 (影印版)

# 数字系统测试和可测性设计

**Digital Systems Testing** and **Testable Design** 

Miron Abramovici Melvin A. Breuer Arthur D. Friedman

> 清华大学出版社 北京

Miron Abramovici, Melvin A. Breuer, Arthur D. Friedman Digital Systems Testing and Testable Design (Revised Printing)

Copyright © 1990 by AT & T. All Rights Reserved.

AUTHORIZED REPRINT OF THE EDITION PUBLISHED BY JOHN WILEY & SONS, INC., New York, Chichester, Weinheim, Brisbane, Singapore, and Toronto. No part of this book may be reproduced in any form without the written permission of John Wiley & Sons, Inc.

未经出版者预先书面许可,不得以任何方式复制或抄袭本书的任何部分。

北京市版权局著作权合同登记号 图字: 01-2003-8066

本书封面贴有清华大学出版社激光防伪标签,无标签者不得销售。

#### 图书在版编目(CIP)数据

数字系统测试和可测性设计 = Digital Systems Testing and Testable Design / 阿布拉莫维奇(Abramovici, M.), 布鲁尔(Breuer, M. A.), 弗里德曼(Friedman, A. D.) 著. —影印本. —北京:清华大学出版社,2003(国外大学优秀教材——微电子类系列(影印版))

ISBN 7-302-07747-9

I. 数··· II. ①阿··· ②布··· ③弗··· III. ①数字系统—测试—高等学校—教材—英文 ②数字系统—系统设计—高等学校—教材—英文 IV. TP271

中国版本图书馆 CIP 数据核字 (2003) 第 112305 号

出版者:清华大学出版社

http://www.tup.com.cn

社总机: (010) 6277 0175

责任编辑: 邹开颜

印刷者: 北京鑫霸印务有限公司

装 订 者: 三河市新茂装订有限公司

发行者: 新华书店总店北京发行所

开 本: 185×260 印张: 42.25

版 次: 2004年1月第1版 2004年1月第1次印刷

书 号: ISBN 7-302-07747-9/TN • 161

印 数: 1~3000

定 价: 65.00 元

**地** 址: 北京清华大学学研大厦 **邮** 编: 100084

客户服务: (010) 6277 6969



本书如存在文字不清、漏印以及缺页、倒页、脱页等印装质量问题,请与清华大学出版社出版部联系调换。联系电话: (010) 62770175-3103 或 (010) 62795704

# 出版前言

微电子技术是信息科学技术的核心技术之一,微电子产业是当代高新技术产业群的核心和维护国家主权、保障国家安全的战略性产业。我国在《信息产业"十五"计划纲要》中明确提出:坚持自主发展,增强创新能力和核心竞争力,掌握以集成电路和软件技术为重点的信息产业的核心技术,提高具有自主知识产权产品的比重。发展集成电路技术的关键之一是培养具有国际竞争力的专业人才。

微电子技术发展迅速,内容更新快,而我国微电子专业图书数量少,且内容和体系不能反映科技发展的水平,不能满足培养人才的需求,为此,我们系统挑选了一批国外经典教材和前沿著作,组织分批出版。图书选择的几个基本原则是:在本领域内广泛采用,有很大影响力:内容反映科技的最新发展,所述内容是本领域的研究热点;编写和体系与国内现有图书差别较大,能对我国微电子教育改革有所启示。本套丛书还侧重于微电子技术的实用性,选取了一批集成电路设计方面的工程技术用书,使读者能方便地应用于实践。本套丛书不仅能作为相关课程的教科书和教学参考书,也可作为工程技术人员的自学读物。

我们真诚地希望,这套丛书能给国内高校师生、工程技术人员以及科研人员的学习和 工作有所帮助,对推动我国集成电路的发展有所促进。也衷心期望着广大读者对我们一如 既往的关怀和支持,鼓励我们出版更多、更好的图书。

> 清华大学出版社 理工出版事业部 2003.9

## **Digital Systems Testing and Testable Design**

## 影印版序

集成电路发展到今天的 SoC 时代,遇到最为棘手的问题是 SoC 片的可测性问题和测试方法问题。SoC 测试(testing for system on chip)又称微系统芯片测试。它是制造 SoC 的一部分,以确信物理器件从行为定义、行为和逻辑综合、物理综合到工艺制造都毫无缺陷;微系统芯片测试或 IP 模块测试是对集成起来的电路或模块进行检测,它是通过测量以及对于具体的微系统芯片或集成的 IP 模块施加测试激励,采集其输出响应和预期输出进行比较,确定或评估产品功能和性能的过程,是验证设计、监控生产 、保证质量、分析失效以及指导应用的重要手段。

SoC 测试的完成要实现两个目标。其一是完成微系统芯片质量的评估,得到合格芯片以保证应用成功;其二是在芯片出现失效或错误时,分析失效,诊断和定位错误,改进设计,推动新的合格微系统芯片尽快产生。

根据现有的数字系统可测性设计理论和度量方法,数字系统的可控制性和可观测性是与系统的电路结构和数据传输路径的长度有关,而它的测试复杂度(测试矢量长度和宽度、以及所能达到的测试出故障覆盖率)与系统内部存在的环路长度和数量成正比。系统内部环路长度越长测试复杂度越高,系统内部环路数量越多测试复杂度和难度也越大,并且它们间的关系是指数性增长关系。

如何研究和改善微系统芯片的测试效率和可测性设计的效能,必须研究和精通数字系统可测性设计理论和度量方法。一般而言,人们对于一个数字电路测试对象总是希望进行全面的功能测试。随着集成电路的规模和单位功能密度的指数增加,要想实现全面的功能测试的希望有可能落空。以一个 64 位加法器为例,它要对于两个 64 位数进行相加,就需要 128 个输入和 1 个低位进位输入。为了保证不犯例如奔腾处理器除法设计的错误,有较好的功能测试的完备性,人们势必需要穷举输入 2<sup>129</sup> 个矢量以确定芯片功能的正确性。但人们忽略了一个基本事实,这么多的测试矢量所需的测试时间是多少? 我们用一台测试数据速率为 1GHz 的集成电路自动系统(ATE)来测试该芯片,粗略计算一下大约需要 2.15×10<sup>22</sup>年。这是一个人穷一生努力也不能实现的一个天文数字。而应用结构测试方法用同样机器去测试仅要 0.000001728 秒。多么鲜明的对比呀!人们自然将希望、将目光转向科学家所提出的理论——结构测试的一系列理论和方法。

Digital Systems Testing and Testable Design 一书,是全美本科和研究生优秀教材,比较系统地介绍了结构测试的理论和方法、可测性设计理论和度量方法、测试数据的处理及简化的理论和方法以及智能芯片(处理器、数字信号处理器和自动机等)测试理论和方法等。该书共有 15 章,分为 3 部分。前 8 章为第一部分,主要介绍数字系统、数字微系统芯片缺陷的来源、逻辑描述的方法——故障的建模、故障模拟、测试单固定故障、测试桥接故障、智能数字系统的功能测试及其范围等;第 9 章~第 14 章是第二部分,主要介绍数字系统的可测性设计理论和方法、建内自测试(built-in self test,BIST)测试数据压缩方法等现代测试理论和方法;第 15 章是第三部分,主要讨论系统测试的方法,应该说这部分内容讲得少

了些,对于发展微系统芯片测试而言,需要发展和补充诸如内容: SoC 的测试结构、嵌入内核的测试访问机制和标准、测试资源的优化及利用和测试内核的标准语言、以及混合结构 SoC 的电路测试方法等。但是这些丝毫没有掩盖本书全美大学用了近 20 年的优秀教材本色。全书主要贡献在于系统全面总结了故障模型的描述方法,数字组合逻辑电路和时序逻辑电路结构测试中测试生成算法,可测性设计(design for testability,DFT)基本理论和具体方法,专用的 BIST 结构和 PLA 的测试方法等,这些都为今天每个学习和应用者提供很好实践的思路。该书概念清晰层次分明、定义和证明准确、算法推导和阐述简练。每章附有大量练习题可帮助读者对于概念的消化吸收。

引进国际先进的教材可以帮助我们尽快实现大学和研究生教育与国际接轨,更好借鉴 国外办学的经验,缩短和国外大学的差距,发展我们自己的高水平高等教育和研究生教育, 培养更优秀的电子信息科学的人才。故作此序,和读者共勉。

> 孙义和于清华大学 2003年11月

#### **PREFACE**

This book provides a comprehensive and detailed treatment of digital systems testing and testable design. These subjects are increasingly important, as the cost of testing is becoming the major component of the manufacturing cost of a new product. Today, design and test are no longer separate issues. The emphasis on the quality of the shipped products, coupled with the growing complexity of VLSI designs, require testing issues to be considered early in the design process so that the design can be modified to simplify the testing process.

This book was designed for use as a text for graduate students, as a comprehensive reference for researchers, and as a source of information for engineers interested in test technology (chip and system designers, test engineers, CAD developers, etc.). To satisfy the different needs of its intended readership the book (1) covers thoroughly both the fundamental concepts and the latest advances in this rapidly changing field, (2) presents only theoretical material that supports practical applications, (3) provides extensive discussion of testable design techniques, and (4) examines many circuit structures used to realize built-in self-test and self-checking features.

Chapter 1 introduces the main concepts and the basic terminology used in testing. Modeling techniques are the subject of Chapter 2, which discusses functional and structural models for digital circuits and systems. Chapter 3 presents the use of logic simulation as a tool for design verification testing, and describes compiled and event-driven simulation algorithms, delay models, and hardware accelerators for simulation. Chapter 4 deals with representing physical faults by logical faults and explains the concepts of fault detection, redundancy, and the fault relations of equivalence and dominance. The most important fault model — the single stuck-fault model — is analyzed in detail. Chapter 5 examines fault simulation methods, starting with general techniques — serial, parallel, deductive, and concurrent — and continuing with techniques specialized for combinational circuits — parallel-pattern single-fault propagation and critical path tracing. Finally, it considers approximate methods such as fault sampling and statistical fault analysis.

Chapter 6 addresses the problem of test generation for single stuck faults. It first introduces general concepts common to most test generation algorithms, such as implication, sensitization, justification, decision tree, implicit enumeration, and backtracking. Then it discusses in detail several algorithms — the *D*-algorithm, the 9V-algorithm, PODEM, FAN, and critical path test generation — and some of the techniques used in TOPS, SOCRATES, RAPS, SMART, FAST, and the subscripted *D*-algorithm. Other topics include random test generation, test generation for sequential circuits, test generation using high-level models, and test generation systems.

Chapter 7 looks at bridging faults caused by shorts between normally unconnected signal lines. Although bridging faults are a "nonclassical" fault model, they are dealt with by simple extensions of the techniques used for single stuck faults. Chapter 8 is concerned with functional testing and describes heuristic methods, techniques using binary decision diagrams, exhaustive and pseudoexhaustive testing, and testing methods for microprocessors.

Chapter 9 presents design for testability techniques aimed at simplifying testing by modifying a design to improve the controllability and observability of its internal signals. The techniques analyzed are general ad hoc techniques, scan design, board and system-level approaches, partial scan and boundary scan (including the proposed JTAG/IEEE 1149.1 standard).

Chapter 10 is dedicated to compression techniques, which consider a compressed representation of the response of the circuit under test. The techniques examined are ones counting, transition counting, parity checking, syndrome checking, and signature analysis. Because of its widespread use, signature analysis is discussed in detail. The main application of compression techniques is in circuits featuring built-in self-test, where both the generation of input test patterns and the compression of the output response are done by circuitry embedded in the circuit under test. Chapter 11 analyzes many built-in self-test design techniques (CSBL, BEST, RTS, LOCST, STUMPS, CBIST, CEBS, RTD, SST, CATS, CSTP, and BILBO) and discusses several advanced concepts such as test schedules and partial intrusion built-in self-test.

Chapter 12 discusses logic-level diagnosis. The covered topics include the basic concepts in fault location, fault dictionaries, guided-probe testing, expert systems for diagnosis, effect-cause analysis, and a reasoning method using artificial intelligence concepts.

Chapter 13 presents self-checking circuits where faults are detected by a subcircuit called a checker. Self-checking circuits rely on the use of coded inputs. Some basic concepts of coding theory are first reviewed, followed by a discussion of specific codes — parity-check codes, Berger codes, and residue codes — and of designs of checkers for these codes.

Chapter 14 surveys the testing of programmable logic arrays (PLAs). First it reviews the fault models specific to PLAs and test generation methods for external testing of these faults. Then it describes and compares many built-in self-test design methods for PLAs.


Chapter 15 deals with the problem of testing and diagnosis of a system composed of several independent processing elements (units), where one unit can test and diagnose other units. The focus is on the relation between the structure of the system and the levels of diagnosability that can be achieved.

#### In the Classroom

This book is designed as a text for graduate students in computer engineering, electrical engineering, or computer science. The book is self-contained, most topics being covered extensively, from fundamental concepts to advanced techniques. We assume that the students have had basic courses in logic design, computer science, and probability theory. Most algorithms are presented in the form of pseudocode in an easily understood format.

The progression of topics follows a logical sequence where most chapters rely on material presented in preceding chapters. The most important precedence relations among chapters are illustrated in the following diagram. For example, fault simulation (5) requires understanding of logic simulation (3) and fault modeling (4). Design for

testability (9) and compression techniques (10) are prerequisites for built-in self-test (11).



#### Precedence relations among chapters

The book requires a two-semester sequence, and even then some material may have to be glossed over. For a one-semester course, we suggest a "skinny path" through Chapters 1 through 6 and 9 through 11. The instructor can hope to cover only about half of this material. This "Introduction to Testing" course should emphasize the fundamental concepts, algorithms, and design techniques, and make only occasional forays into the more advanced topics. Among the subjects that could be skipped or only briefly discussed in the introductory course are Simulation Engines (Section 3.11),

The Multiple Stuck-Fault Model (4.6), Fault Sampling (5.4), Statistical Fault Analysis (5.5), Random Test Generation (6.2.3), Advanced Scan Techniques (9.9), and Advanced BIST Concepts (11.5). Most of the material in Chapter 2 and the ad hoc design for testability techniques (9.2) can be given as reading assignments.

Most of the topics not included in the introductory course can be covered in a second semester "Advanced Testing" course.

#### Acknowledgments

We have received considerable help in developing this book. We want to acknowledge Xi-An Zhu, who contributed to portions of the chapter on PLA testing. We are grateful for the support provided by the Bell Labs managers who made this work possible — John Bierbauer, Bill Evans, Al Fulton, Hao Nham, and Bob Taylor. Special thanks go to the Bell Labs word processing staff — Yvonne Anderson, Deborah Angell, Genevieve Przeor, and Lillian Pilz — for their superb job in producing this book, to David Hong for helping with troff and related topics, to Jim Coplien for providing the indexing software, and to John Pautler and Tim Norris for helping with the phototypesetter. We want to thank our many colleagues who have been using preprints of this book for several years and who have given us invaluable feedback, and especially S. Reddy, S. Seth, and G. Silberman. And finally, many thanks to our students at the University of Southern California and the Illinois Institute of Technology, who helped in "debugging" the preliminary versions.

Miron Abramovici Melvin A. Breuer Arthur D. Friedman

#### How This Book Was Written

Don't worry. We will not begin by saying that "because of the rapid increases in the complexity of VLSI circuitry, the issues of testing, design-for-test and built-in-self-test, are becoming increasingly more important." You have seen this type of opening a million times before. Instead, we will tell you a little of the background of this book.

The story started at the end of 1981. Miron, a young energetic researcher (at that time), noted that Breuer and Friedman's *Diagnosis & Reliable Design of Digital Systems*—known as the "yellow book"—was quickly becoming obsolete because of the rapid development of new techniques in testing. He suggested co-authoring a new book, using as much material from the yellow book as possible and updating it where necessary. He would do most of the writing, which Mel and Art would edit. It all sounded simple enough, and work began in early 1982.

Two years later, Miron had written less than one-third of the book. Most of the work turned out to be new writing rather than updating the yellow book. The subjects of modeling, simulation, fault modeling, fault simulation, and test generation were reorganized and greatly expanded, each being treated in a separate chapter. The end, however, was nowhere in sight. Late one night Miron, in a state of panic and frustration, and Mel, in a state of weakness, devised a new course of action. Miron would finalize the above topics and add new chapters on bridging faults testing, functional testing, logic-level diagnosis, delay-faults testing, and RAM testing. Mel would write the chapters dealing with new material, namely, PLA testing, MOS circuit testing, design for testability, compression techniques, and built-in self-test. And Art would update the material on self-checking circuits and system-level diagnosis.

The years went by, and so did the deadlines. Only Art completed his chapters on time. The book started to look like an encyclopedia, with the chapter on MOS testing growing into a book in itself. Trying to keep the material up to date was a continuous and endless struggle. As each year passed we came to dread the publication of another proceedings of the DAC, ITC, FTCS, or ICCAD, since we knew it would force us to go back and update many of the chapters that we had considered done.

Finally we acknowledged that our plan wasn't working and adopted a new course of action. Mel would set aside the MOS chapter and would concentrate on other, more essential chapters, leaving MOS for a future edition. Miron's chapters on delay fault testing and RAM testing would have the same fate. A new final completion date was set for January 1989.

This plan worked, though we missed our deadline by some 10 months. Out of love for our work and our profession, we have finally accomplished what we had set out to do. As this preface was being written, Miron called Mel to tell him about a paper he just read with some nice results on test generation. Yes, the book is obsolete already. If you are a young, energetic researcher — don't call us.

# 国外大学优秀教材 —— 微电子类系列 (影印)

- Semiconductor Physics and Devices (3<sup>rd</sup> ed.) Donald A. Neamen
- RF Microelectronics Behzad Razavi
- The Art of Analog Layout Alan Hastings
- Digital Systems Testing and Testable Design Miron Abramovici
- Complete Digital Design A Comprehensive Guide to Digital Electronics and Computer System Architecture *Mark Balch*
- Phase-Locked Loops Design, Simulation, and Applications(5<sup>th</sup> ed.) Roland E. Best
- IC Mask Design Christopher Saint
- Digital Integrated Circuits: A Design Perspective(2<sup>nd</sup> ed.) Jan M. Rabaey

#### **CONTENTS**

PREFACE			xiii	
Ho	w Th	nis Book Was Written	xvii	
1.	INT	INTRODUCTION		
2.	MO	MODELING		
	2.1	Basic Concepts	9	
	2.2		10	
		2.2.1 Truth Tables and Primitive Cubes	10	
		2.2.2 State Tables and Flow Tables	13	
		2.2.3 Binary Decision Diagrams	17	
		2.2.4 Programs as Functional Models	18	
	2.3		20	
		2.3.1 Basic RTL Constructs	20	
		2.3.2 Timing Modeling in RTLs	23	
		2.3.3 Internal RTL Models	24	
	2.4	Structural Models	24	
		2.4.1 External Representation	24	
		2.4.2 Structural Properties	26	
		2.4.3 Internal Representation	29	
		2.4.4 Wired Logic and Bidirectionality	31	
		Level of Modeling	32	
		FERENCES	35	
	PRO	36		
3.	LOGIC SIMULATION			
	3.1	TT.	39	
		Problems in Simulation-Based Design Verification	41	
		Types of Simulation	42 43	
		4 The Unknown Logic Value		
		5 Compiled Simulation		
	3.6	_ · · · · · · · · · · · · · · · · · · ·		
	3.7	Delay Models	52	
		3.7.1 Delay Modeling for Gates	52	
		3.7.2 Delay Modeling for Functional Elements	54	
		3.7.3 Delay Modeling in RTLs	55	
	• •	3.7.4 Other Aspects of Delay Modeling	55	
	3.8		56 60	
	3.9			
	3.10	Gate-Level Event-Driven Simulation	64	

		3.10.1 Transition-Independent Nominal Transport Delays	64		
		3.10.2 Other Logic Values	71		
		3.10.2.1 Tristate Logic	71		
		3.10.2.2 MOS Logic	72		
		3.10.3 Other Delay Models	74		
		3.10.3.1 Rise and Fall Delays	74		
		3.10.3.2 Inertial Delays	76		
		3.10.3.3 Ambiguous Delays	76		
		3.10.4 Oscillation Control	77		
	3.11	3.11 Simulation Engines			
		REFERENCES			
	PROBLEMS				
4.	FAULT MODELING				
	4.1	Logical Fault Models	93		
	4.2	Fault Detection and Redundancy	95		
		4.2.1 Combinational Circuits	95		
		4.2.2 Sequential Circuits	103		
	4.3	Fault Equivalence and Fault Location	106		
		4.3.1 Combinational Circuits	106		
		4.3.2 Sequential Circuits	108		
	4.4	Fault Dominance	109		
		4.4.1 Combinational Circuits	109		
		4.4.2 Sequential Circuits	110		
	4.5				
	4.6	The Multiple Stuck-Fault Model	110 118		
	4.7	<u>-</u>			
	4.8				
	REF	REFERENCES			
	PROBLEMS				
5.	FAU	JLT SIMULATION	131		
	5.1				
	5.2	General Fault Simulation Techniques	131 134		
		5.2.1 Serial Fault Simulation	134		
		5.2.2 Common Concepts and Terminology	134		
		5.2.3 Parallel Fault Simulation	135		
		5.2.4 Deductive Fault Simulation	139		
		5.2.4.1 Two-Valued Deductive Simulation	140		
		5.2.4.2 Three-Valued Deductive Simulation	145		
		5.2.5 Concurrent Fault Simulation	146		
		5.2.6 Comparison	154		
	5.3	Fault Simulation for Combinational Circuits	155		
		5.3.1 Parallel-Pattern Single-Fault Propagation	156		
		5.3.2 Critical Path Tracing	157		
	5.4	8			

	5.5 Statistical Fault Analysis	169
	5.6 Concluding Remarks	172
	REFERENCES	173
	PROBLEMS	177
	•	
6.		181
	6.1 Basic Issues	181
	6.2 ATG for SSFs in Combinational Circuits	182
	6.2.1 Fault-Oriented ATG	182
	6.2.1.1 Common Concepts	189
	6.2.1.2 Algorithms	196
	6.2.1.3 Selection Criteria	213
	6.2.2 Fault-Independent ATG	220
	6.2.3 Random Test Generation	226
	6.2.3.1 The Quality of a Random Test	227
	6.2.3.2 The Length of a Random Test	227
	6.2.3.3 Determining Detection Probabilities	229
	6.2.3.4 RTG with Nonuniform Distributions	234
	6.2.4 Combined Deterministic/Random TG	235
	6.2.5 ATG Systems	240
	6.2.6 Other TG Methods	246
	6.3 ATG for SSFs in Sequential Circuits	249
	6.3.1 TG Using Iterative Array Models	249
	6.3.2 Simulation-Based TG	262
	6.3.3 TG Using RTL Models	264
	6.3.3.1 Extensions of the <i>D</i> -Algorithm	265
	6.3.3.2 Heuristic State-Space Search	269
	6.3.4 Random Test Generation	271
	6.4 Concluding Remarks	272
	REFERENCES	274
	PROBLEMS	281
7.	TESTING FOR BRIDGING FAULTS	289
•	7.1 The Bridging-Fault Model	289
	7.2 Detection of Nonfeedback Bridging Faults	292
	7.3 Detection of Feedback Bridging Faults	294
	7.4 Bridging Faults Simulation	297
	7.5 Test Generation for Bridging Faults	301
	7.6 Concluding Remarks	302
	REFERENCES	302
	PROBLEMS	302
^	THE CONTRACTOR OF THE CONTRACT	_
8.	FUNCTIONAL TESTING	305
	8.1 Basic Issues	305
	8.2 Functional Testing Without Fault Models	305
	8.2.1 Heuristic Methods	305

	8.2.2	Function	nal Testing with Binary Decision Diagrams	309
8.3	Exhau	stive and	Pseudoexhaustive Testing	313
	8.3.1	Combina	ational Circuits	313
		8.3.1.1	Partial-Dependence Circuits	313
		8.3.1.2	Partitioning Techniques	314
	8.3.2	Sequenti	ial Circuits	315
	8.3.3	Iterative	Logic Arrays	317
8.4	Functional Testing with Specific Fault Models		323	
	8.4.1	Function	nal Fault Models	323
	8.4.2	Fault Mo		325
		8.4.2.1	Fault Model for the Register-Decoding	
			Function	327
		8.4.2.2		
				328
				329
				329
		8.4.2.5	<del>_</del>	
			Function	329
	8.4.3			330
				330
		8.4.3.2	_	
			- <del>-</del>	332
		8.4.3.3		
				336
			· · · · · ·	337 337
	· · · · · · · · · · · · · · · · · · ·			
PRU	BLEM	5		341
DESIGN FOR TESTABILITY				343
9.1		-		343
			<del></del>	344
				345
9.2				347
				347
				351
				351
				353 354
				355
				356
0.2				358
9.3	CORIF	Generic 1	Boundary San Registers	358
· · · · · · · · · · · · · · · · · · ·				363
7.4	9.4.1		ased Designs al Integrated Scan	364 365
	8.4 8.5 REF	8.3.2 8.3.3 8.4 Functi 8.4.1 8.4.2  8.4.3  8.4.4 8.5 Conclu REFERENC PROBLEM  DESIGN FC 9.1 Testab 9.1.1 9.1.2  9.2 Ad Ho 9.2.1 9.2.2 9.2.3 9.2.4 9.2.5 9.2.6 9.2.7 9.2.8  9.3 Contro 9.3.1  9.4 Generi	8.3 Exhaustive and 8.3.1 Combin 8.3.1.1 8.3.1.2 8.3.2 Sequent 8.3.3 Iterative 8.4 Functional Test 8.4.1 Function 8.4.2 Fault M 8.4.2.1  8.4.2.2  8.4.2.3 8.4.2.4 8.4.2.5  8.4.3 Test Ger 8.4.3.1 8.4.3.2  8.4.3.3  8.4.4 A Case 8 8.5 Concluding Rer REFERENCES PROBLEMS  DESIGN FOR TEST 9.1 Testability 9.1.1 Trade-Or 9.1.2 Controlla 9.2 Ad Hoc Design 9.2.1 Test Poir 9.2.2 Initializa 9.2.3 Monosta 9.2.4 Oscillato 9.2.5 Partition 9.2.6 Partition 9.2.6 Partition 9.2.7 Logical I 9.2.8 Global F 9.3 Controllability a 9.3.1 Generic Scan-Ba	8.3 Exhaustive and Pseudoexhaustive Testing 8.3.1 Combinational Circuits 8.3.1.1 Partial-Dependence Circuits 8.3.1.2 Partitioning Techniques 8.3.2 Sequential Circuits 8.3.3 Iterative Logic Arrays 8.4 Functional Testing with Specific Fault Models 8.4.1 Functional Fault Models 8.4.2 Fault Models for Microprocessors 8.4.2.1 Fault Model for the Register-Decoding Function 8.4.2.2 Fault Model for the Instruction-Decoding and Instruction-Sequencing Function 8.4.2.3 Fault Model for the Data-Storage Function 8.4.2.4 Fault Model for the Data-Transfer Function 8.4.2.5 Fault Model for the Data-Transfer Function 8.4.3.1 Testing the Register-Decoding Function 8.4.3.2 Testing the Register-Decoding Function 8.4.3.1 Testing the Register-Decoding Function 8.4.3.2 Testing the Data-Storage and Data-Transfer Functions 8.4.3 Testing the Data-Storage and Data-Transfer Functions 8.4.3 Testing the Data-Storage and Data-Transfer Functions 8.4.3 Testing the Data-Storage and Data-Transfer Functions 8.4.4 A Case Study 8.5 Concluding Remarks REFERENCES PROBLEMS  DESIGN FOR TESTABILITY 9.1 Testability 9.1.1 Trade-Offs 9.1.2 Controllability and Observability 9.2.1 Test Points 9.2.2 Initialization 9.2.3 Monostable Multivibrators 9.2.1 Test Points 9.2.2 Initialization 9.2.3 Monostable Multivibrators 9.2.4 Oscillators and Clocks 9.2.5 Partitioning Counters and Shift Registers 9.2.6 Partitioning of Large Combinational Circuits 9.2.7 Logical Redundancy 9.2.8 Global Feedback Paths 9.3 Controllability and Observability by Means of Scan Registers 9.3.1 Generic Boundary Scan 9.4 Generic Scan-Based Designs

		9.4.2	Isolated Serial Scan	360		
		9.4.3	Nonserial Scan	368		
	9.5	5 Storage Cells for Scan Designs				
	9.6	Classic	cal Scan Designs	374		
	9.7	Scan I	Design Costs	382		
	9.8	Board-	-Level and System-Level DFT Approaches	382		
		9.8.1	System-Level Busses	383		
		9.8.2	System-Level Scan Paths	383		
	9.9	Some	Advanced Scan Concepts	385		
			Multiple Test Session	385		
			Partial Scan Using I-Paths	386		
		9.9.3	BALLAST — A Structured Partial Scan Design	390		
	9.10 Boundary Scan Standards			395		
			Background	395		
			Boundary Scan Cell	398		
		9.10.3	Board and Chip Test Modes	399		
			The Test Bus	401		
		9.10.5	Test Bus Circuitry	402		
			9.10.5.1 The TAP Controller	402		
			9.10.5.2 Registers	407		
	REF	REFERENCES				
	PRO	BLEMS	S	412		
10.	). COMPRESSION TECHNIQUES					
	10.1		General Aspects of Compression Techniques			
			-Count Compression	423		
		Trans	425			
			Parity-Check Compression			
		-	rome Testing	429		
	10.6	Signa	ture Analysis  1 Theory and Operation of Linear Feedback Shift	432		
			Registers	432		
			2 LFSRs Used as Signature Analyzers	441		
			3 Multiple-Input Signature Registers luding Remarks	445		
	10.7	447				
	REF	448				
	PRO	452				
11.	BUILT-IN SELF-TEST					
	11.1 Introduction to BIST Concepts					
		11.1.1		458		
			2 Levels of Test	459		
	11.2					
		11.2.1	<b>U</b>	460		
		11.2.2	$\boldsymbol{v}$	460		
		11.2.3	B Pseudoexhaustive Testing	461		