


# 国外大学优秀教材 — 微电子类系列 (影印版)

Sung-Mo Kang, Yusuf Leblebici

# CMOS数字集成电路 —— 分析与设计





清华大学出版社

# 国外大学优秀教材 — 微电子类系列 (影印版)

# CMOS数字集成电路

分析与设计 (第3版)

CMOS Digital Integrated Circuits

Analysis and Design (Third Edition)

Sung-Mo Kang Yusuf Leblebici

江苏工业学院图书馆 藏 书 章

清华大学出版社 北京 Sung-Mo Kang, Yusuf Leblebici

CMOS Digital Integrated Circuits: Analysis and Design, 3e

EISBN: 0-07-119644-7

Copyright © 2003 by The McGraw-Hill Companies, Inc.

Original language published by The McGraw-Hill Companies, Inc. All Rights reserved. No part of this publication may be reproduced or distributed by any means, or stored in a database or retrieval system, without the prior written permission of the publisher.

Authorized English language edition jointly published by McGraw-Hill Education (Asia) Co. and Tsinghua University Press. This edition is authorized for sale only to the educational and training institutions, and within the territory of the People's Republic of China (excluding Hong Kong, Macao SAR and Taiwan). Unauthorized export of this edition is a violation of the Copyright Act. Violation of this Law is subject to Civil and Criminal Penalties.

本书英文影印版由清华大学出版社和美国麦格劳-希尔教育出版(亚洲)公司合作出版。此版本仅限在中华人民共和国境内(不包括中国香港、澳门特别行政区及中国台湾地区)针对教育及培训机构之销售。未经许可之出口,视为违反著作权法,将受法律之制裁。

未经出版者预先书面许可,不得以任何方式复制或抄袭本书的任何部分。

北京市版权局著作权合同登记号 图字: 01-2004-3592

版权所有,翻印必究。举报电话: 010-62782989 13901104297 13801310933 本书封面贴有 McGraw-Hill 公司防伪标签,无标签者不得销售。

#### 图书在版编目(CIP)数据

CMOS 数字集成电路:分析与设计=CMOS Digital Integrated Circuits: Analysis and Design: 第3版: 英文/(美)卡尼(Kany, S. M.),(瑞士)莱布莱比西(Leblebici, Y.)著.一影印本.一北京:清华大学出版社,2004.8(国外大学优秀教材——徽电子类系列(影印版))

ISBN 7-302-09060-2

I.C··· II. ①卡··· ②莱··· III. ①数字集成电路一电路分析一高等学校—教材—英文 ②数字集成电路—电路设计—高等学校—教材—英文 IV. TN431.2

中国版本图书馆 CIP 数据核字 (2004) 第 070985 号

出 版 者: 清华大学出版社

地 址:北京清华大学学研大厦

http://www.tup.com.cn

邮 编: 100084

社总机: (010) 6277 0175

客户服务: (010) 6277 6969

责任编辑: 田志明

印刷者: 北京季蜂印刷有限公司

装 订 者: 三河市新茂装订有限公司

发 行 者: 新华书店总店北京发行所

开 本: 188×231 印张: 40.25

版 次: 2004年8月第1版 2004年8月第1次印刷

书 号: ISBN 7-302-09060-2/TN・199

印 数: 1~3000

定 价: 59.00元

本书如存在文字不清、漏印以及缺页、倒页、脱页等印装质量问题,请与清华大学出版社出版部联系调换。联系电话: (010) 62770175-3103 或 (010) 62795704

#### **Physical and Materials Constants**

Boltzmann's constant	k	$1.38 \times 10^{-23}$	J/K
Electron charge	q	$1.6 \times 10^{-19}$	C
Thermal voltage	kT/q	0.026 (at $T = 300  K$ )	V
Energy gap of silicon (Si)	$E_g$	1.12 (at $T = 300 \text{ K}$ )	eV
Intrinsic carrier concentration of silicon (Si)	$n_i$	$1.45 \times 10^{10}$ (at $T = 300 \text{ K}$ )	$cm^{-3}$
Dielectric constant of vacuum	$arepsilon_0$	$8.85 \times 10^{-14}$	F/cm
Dielectric constant of silicon (Si)	$arepsilon_{Si}$	$11.7 \times \varepsilon_0$	F/cm
Dielectric constant of silicon dioxide (SiO <sub>2</sub> )	$arepsilon_{ox}$	$3.97  imes arepsilon_0$	F/cm

#### **Commonly Used Prefixes for Units**

giga	G	$10^{9}$
mega	M	$10^{6}$
kilo	k	$10^{3}$
milli	m	$10^{-3}$
micro	$\mu$	$10^{-6}$
nano	n	$10^{-9}$
pico	p	$10^{-12}$
femto	f	$10^{-15}$

#### 出版前言

微电子技术是信息科学技术的核心技术之一,微电子产业是当代高新技术产业群的核心和维护国家主权、保障国家安全的战略性产业。我国在《信息产业"十五"计划纲要》中明确提出:坚持自主发展,增强创新能力和核心竞争力,掌握以集成电路和软件技术为重点的信息产业的核心技术,提高具有自主知识产权产品的比重。发展集成电路技术的关键之一是培养具有国际竞争力的专业人才。

微电子技术发展迅速,内容更新快,而我国微电子专业图书数量少,且内容和体系不能反映科技发展的水平,不能满足培养人才的需求,为此,我们系统挑选了一批国外经典教材和前沿著作,组织分批出版。图书选择的几个基本原则是:在本领域内广泛采用,有很大影响力;内容反映科技的最新发展,所述内容是本领域的研究热点;编写和体系与国内现有图书差别较大,能对我国微电子教育改革有所启示。本套丛书还侧重于微电子技术的实用性,选取了一批集成电路设计方面的工程技术用书,使读者能方便地应用于实践。本套从书不仅能作为相关课程的教科书和教学参考书,也可作为工程技术人员的自学读物。

我们真诚地希望,这套丛书能对国内高校师生、工程技术人员以及科研人员的学习和 工作有所帮助,对推动我国集成电路的发展有所促进。也衷心期望着广大读者对我们一如 既往的关怀和支持,鼓励我们出版更多、更好的图书。

> 清华大学出版社 理工出版事业部 2003.9

#### CMOS Digital Integrated Circuits Analysis and Design

#### 影印版序

《CMOS 数字集成电路——分析与设计》(CMOS Digital Integrated Circuits: Analysis and Design)一书,是美国巴斯肯工学院 Sung-Mo (Steve) Kang 教授和洛桑瑞士联邦工学院 Yusef Leblebici 教授编著的一本讨论 CMOS 数字集成电路分析与设计的教材。该书于 1995 年首版,1998 年出版第 2版,本次由清华大学出版社引进的是 2002 年出版的第 3版。该教材内容全面,理论阐述明晰,技术介绍详尽,被国外多所大学作为教材使用。引进该教材对推动我国集成电路设计高水平人才的培养具有积极意义。

考虑到国内教学的实际情况,在清华大学出版社的组织下,本人对该书进行了修订。修订后的学生影印版基本保持了原书的结构和内容。没有选入的只涉及原书中的 MOS 参数测试(Measurement of Parameters,原版 3.4 节中的部分内容)、电压提升(Voltage Bootstrapping,原版 9.3 节)和绝热逻辑电路(Adiabatic Logic Circuits,原版 11.6 节)等对全书完整性不产生太大影响的少量内容。可以相信,这本优秀的影印版教材对采用它进行双语教学的师生以及从事 CMOS 逻辑集成电路设计工作的工程师会提供有益的帮助。

王志功 2004年4月 于东南大学

#### **ABOUT THE AUTHORS**

sung-Mo "Steve" Kang received the Ph.D. degree in electrical engineering from the University of California at Berkeley. He has worked on CMOS VLSI design at AT&T Bell Laboratories at Murray Hill, NJ as supervisor and member of technical staff of high-end CMOS VLSI microprocessor design until 1985. Previously, he was department head and professor of electrical and computer engineering department at the University of Illinois at Urbana-Champaign. Currently, he is dean of the Baskin School of Engineering and professor of electrical engineering at the University of California at Santa Cruz. He was the founding editor-in-chief of the *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* and has served on editorial boards of several IEEE and international journals. He is Fellow of IEEE, ACM, and AAAS and recipient of IEEE Third Millennium Medal, IEEE Graduate Teaching Technical Field Award, UC Berkeley Distinguished Alumnus Award, SRC Technical Excellence Award, IEEE Circuits and Systems Society Technical Achievement Award, Alexander von Humboldt U.S. Senior Scientist Award, IEEE CAS Darlington Prize Paper Award, KBS Award, and several other best paper awards.

Yusuf Leblebici received the Ph.D. degree in electrical and computer engineering from the University of Illinois at Urbana-Champaign. He was a visiting assistant professor of electrical and computer engineering at the University of Illinois at Urbana-Champaign, associate professor of electrical and electronics engineering at Istanbul Technical University, and associate professor of electrical and computer engineering at Worcester Polytechnic Institute. He also served as the microelectronics program coordinator at Sabanci University. Currently, he is full (chair) professor at the Swiss Federal Institute of Technology in Lausanne, Switzerland and director of the Microelectronic Systems Laboratory. His research interests include design of high-performance CMOS digital and mixed-signal integrated circuits, computeraided design of VLSI systems, intelligent sensor interfaces, modeling and simulation of semiconductor devices, and VLSI reliability analysis. He is a Senior Member of IEEE, and recipient of the NATO Science Fellowship Award, the Young Scientist Award of the Turkish Scientific and Technological Research Council, and the Joseph Samuel Satin Distinguished Fellow Award of the Worcester Polytechnic Institute.

omplementary metal oxide semiconductor (CMOS) digital integrated circuits are the enabling technology for the modern information age. Because of their intrinsic features in low-power consumption, large noise margins, and ease of design, CMOS integrated circuits have been widely used to develop random access memory (RAM) chips, microprocessor chips, digital signal processor (DSP) chips, and application-specific integrated circuit (ASIC) chips. The popular use of CMOS circuits continues to grow with the increasing demands for low-power, low-noise integrated electronic systems in the development of portable computers, personal digital assistants (PDAs), portable phones, and multimedia agents.

Since the field of CMOS integrated circuits is very broad, it is conventionally divided into digital CMOS circuits and analog CMOS circuits. This book is focused on the CMOS digital integrated circuits. However, it should be noted that the boundary between classical digital and analog CMOS design is becoming increasingly blurred, especially with the challenges presented by very deep sub-micron (VDSM) fabrication technologies, very low operating voltages, and operating frequencies extending well into the GHz range. Therefore, we attempt to present the analysis and design of digital CMOS integrated circuits from an "analog" point-of-view, i.e., taking into account the analog, non-discrete nature of the devices and circuits that are used to implement digital functions.

The origins of this textbook date back to the early 1990s when both authors were intensively involved in undergraduate and graduate level teaching of digital IC fundamentals. At the University of Illinois at Urbana-Champaign, where both of us were teaching at the time, we tried some of the available textbooks on digital MOS integrated circuits for our senior-level technical elective course, ECE382—Large Scale Integrated Circuit Design. Students and instructors alike realized, however, that there was a need for a new book with more comprehensive treatment of CMOS digital circuits. Thus, our textbook project was initiated several years ago by assembling our own lecture notes. Since 1993, we have used evolving versions of this material at the University of Illinois at Urbana-Champaign, at Istanbul Technical University, at Worcester Polytechnic Institute, and at the Swiss Federal Institute of Technology in Lausanne. Both authors were very much encouraged by comments from their students, colleagues, and reviewers. The first edition of CMOS Digital Integrated Circuits: Analysis and Design was published in late 1995.

Soon after publishing the first edition, we saw the need for updating it to reflect many constructive comments we were receiving from instructors and students who used the textbook. We intended to include and update important topics such as low-power circuit design, interconnects in high-speed circuit design, as well as the deep

sub-micron circuit design issues, and to provide more rigorous treatment of new developments in memory circuits. We also felt that in a very rapidly developing field such as CMOS digital circuits, the quality of a textbook can only be preserved by timely updates reflecting the current state-of-the-art. This realization has led us to embark on the extensive and continuous revision of our work, with the Second Edition appearing in 1998 and the Third Edition in 2002, to reflect recent advances in technology and in circuit design practices.

This book, CMOS Digital Integrated Circuits: Analysis and Design, is primarily intended as a comprehensive textbook at the senior level and first-year graduate level, as well as a reference for practicing engineers in the areas of integrated circuit design, digital design, and VLSI. Recognizing that the area of digital integrated circuit design is evolving at an increasingly faster pace, we have made our best effort to present up-to-date materials on all subjects covered. This book contains fifteen chapters; and we recognize that it would not be possible to cover rigorously all of this material in one semester. Thus, we would propose the following based on our teaching experience: At the undergraduate level, coverage of the first ten chapters would constitute sufficient material for a one-semester course on CMOS digital integrated circuits. Time permitting, some selected topics in Chapter 11, Low-Power CMOS Logic Circuits, Chapter 12, BiCMOS Logic Circuits, and Chapter 13, Chip Input and Output (I/O) Circuits can also be covered. Alternatively, this book can be used for a twosemester course, allowing a more detailed treatment of advanced issues, which are presented in the later chapters. At the graduate level, selected topics from the first ten chapters plus the last five chapters can be covered in one semester.

The first eight chapters of this book are devoted to a detailed treatment of the MOS transistor with all its relevant aspects; to the static and dynamic operation principles, analysis, and design of basic inverter circuits; and to the structure and operation of combinational and sequential logic gates. Note that the introduction chapter has been significantly expanded to include a detailed presentation of VLSI design methodologies. Since the digital IC design techniques discussed in the first half of this book are directly relevant for digital VLSI and ASIC design, we felt that the context should be presented at the very beginning of the book. The issues of on-chip interconnect modeling and interconnect delay calculation are covered extensively in Chapter 6, which provides a complete view of switching characteristics in digital integrated circuits. A separate chapter (Chapter 9) has been reserved for the treatment of dynamic logic circuits, which are used in state-of-the-art VLSI chips. Chapter 10 has been completely revised in both content and presentation; it offers an in-depth presentation of many state-of-the-art semiconductor memory circuits.

Recognizing the increasing importance of low-power circuit design, we dedicate one chapter (Chapter 11) to low-power CMOS logic circuits, which provides a comprehensive coverage of methodologies and design practices that are used to reduce the power dissipation of large-scale digital integrated circuits. BiCMOS digital circuit design is examined in Chapter 12, with a thorough coverage of bipolar transistor basics. In view of the continuing use of bipolar and BiCMOS circuits in very high-speed designs, we believe that at least one chapter should be allocated to cover the basics of bipolar transistors. Next, Chapter 13 provides a clear insight into the important

subject of chip I/O design. Critical issues such as ESD protection, clock distribution, clock buffering, and latch-up phenomena are discussed in detail. Finally, the more advanced but very important topics of design for manufacturability and design for testability are covered in Chapters 14 and 15, respectively.

The authors have long debated the coverage of nMOS circuits in this book. We have concluded that some coverage should be provided for pedagogical reasons. Studying nMOS circuits will better prepare readers for analysis of other field effect transistor (FET) circuits such as GaAs circuits, the topology of which is quite similar to that of depletion-load nMOS circuits. Thus, to emphasize the *load* concept, which is still widely used in many areas in digital circuit design, we present basic depletion-load nMOS circuits along with their CMOS counterparts in several places throughout the book.

Although an immense amount of effort and attention to detail were expended to prepare the camera-ready manuscript, this book may still have some flaws and mistakes due to erring human nature. The authors would welcome and greatly appreciate suggestions and corrections from the readers, for the improvement of technical content as well as the presentation style.

#### **ACKNOWLEDGMENTS FOR THE FIRST EDITION**

Our colleagues have provided many constructive comments and encouragement for the completion of the first edition. Professor Timothy N. Trick, former head of the department of electrical and computer engineering at the University of Illinois at Urbana-Champaign, has strongly supported our efforts from the very beginning. The appointment of Sung-Mo Kang as an associate in the Center for Advanced Study at the University of Illinois at Urbana-Champaign helped to start the process.

Yusuf Leblebici acknowledges the full support and encouragement from the department of electrical and electronics engineering at Istanbul Technical University, where he introduced a new digital integrated circuits course based on the early version of this book and received very valuable feedback from his students. Yusuf Leblebici also thanks the ETA advanced Electronics Technologies Research and Development Foundation at Istanbul Technical University for their generous support.

Professor Elyse Rosenbaum and Professor Resve Saleh used the early versions of the manuscript as the textbook for ECE382 at Illinois and provided many helpful comments and corrections which have been fully incorporated with deep appreciation. Professor Elizabeth Brauer, currently at Northern Arizona University, has also done the same at the University of Kentucky.

The authors would like to express sincere gratitude to Professor Janak Patel of the University of Illinois at Urbana-Champaign for generously mentoring the authors in writing Chapter 16, *Design for Testability*. Professor Patel has provided many constructive comments and many of his expert views on the subject are reflected in this chapter. Professor Prith Banerjee of Northwestern University and Professor Farid Najm of the University of Illinois at Urbana-Champaign also provided many good comments. We would also like to thank Dr. Abhijit Dharchoudhury for his invaluable contribution to Chapter 15, *Design for Manufacturability*.

Professor Duran Leblebici of Istanbul Technical University, who is the father of the second author, reviewed the entire manuscript in its early development phase, and provided very extensive and constructive comments, many of which are reflected in the final version. Both authors gratefully acknowledge his support during all stages of this venture. We also thank Professor Cem G knar of Istanbul Technical University, who offered very detailed and valuable comments on *Design for Testability*, and Professor Uğur ilingiroğlu of the same university, who offered many excellent suggestions for improving the manuscript, especially the chapter on semiconductor memories.

Many of the authors' former and current students at the University of Illinois at Urbana-Champaign also helped in the preparation of figures and verification of circuits using SPICE simulations. In particular, Dr. James Morikuni, Dr. Weishi Sun, Dr. Pablo Mena, Dr. Jaewon Kim, Mr. Steve Ho, and Mr. Sueng-Yong Park deserve recognition. Ms. Lilian Beck and the staff members of the Publications Office in the department of electrical and computer engineering at the University of Illinois at Urbana-Champaign read the entire manuscript and provided excellent editorial comments.

The authors would also like to thank Dr. Masakazu Shoji of AT&T Bell Laboratories, Professor Gerold W. Neudeck of Purdue University, Professor Chin-Long Wey of Michigan State University, Professor Andrew T. Yang of the University of Washington, Professor Marwan M. Hassoun of Iowa State University, Professor Charles E. Stroud of the University of Kentucky, Professor Lawrence Pileggi of the University of Texas at Austin, and Professor Yu Hen Hu of the University of Wisconsin at Madison, who read all or parts of the manuscript and provided many valuable comments and encouragement.

The editorial staff of McGraw-Hill has been an excellent source of strong support from the beginning of this textbook project. The venture was originally initiated with the enthusiastic encouragement from the previous electrical engineering editor, Ms. Anne (Brown) Akay. Mr. George Hoffman, in spite of his relatively short association, was extremely effective and helped settle the details of the publication planning. During the last stage, the new electrical engineering editor, Ms. Lynn Cox, and Mr. John Morriss, Mr. David Damstra, and Mr. Norman Pedersen of the Editing Department were superbly effective and we enjoyed dashing with them to finish the last mile.

#### ACKNOWLEDGMENTS FOR THE SECOND EDITION

The authors are truly indebted to many individuals who, with their efforts and their help, made the second edition possible. We would like to thank Dr. Wolfgang Fichtner, President and CEO of ISE Integrated Systems Engineering, Inc., and the technical staff of ISE in Zurich, Switzerland for providing computer-generated cross-sectional color graphics of MOS transistors and CMOS inverters, which are featured in the color plates. The first author acknowledges the support provided by the U.S. Senior Scientist Research Award from the Alexander von Humbold Stiftung in Germany, which was very helpful for the second edition. The appointments of the

second author as Associate Professor at Worcester Polytechnic Institute and as Visiting Professor at the Swiss Federal Institute of Technology in Lausanne, Switzerland have provided excellent environments for the completion of the revision project. The second author also thanks Professor Daniel Mlynek of the Swiss Federal Institute of Technology in Lausanne for his continuous encouragement and support. Many of the authors' former and current students at the University of Illinois at Urbana-Champaign, at the Swiss Federal Institute of Technology in Lausanne, and at Worcester Polytechnic Institute also helped in the preparation of figures and verification of circuits using SPICE simulations. In particular, Dr. James Stroming and Mr. Frank K. G rkaynak deserve special recognition for their extensive and valuable efforts.

The authors would also like to thank Professor Charles Kime of the University of Wisconsin at Madison, Professor Gerold W. Neudeck of Purdue University, Professor D.E. Ioannou of George Mason University, Professor Subramanya Kalkur of the University of Colorado, Professor Jeffrey L. Gray of Purdue University, Professor Jacob Abraham of the University of Texas at Austin, Professor Hisham Z. Massoud of Duke University, Professor Norman C. Tien of Cornell University, Professor Rod Beresford of Brown University, Professor Elizabeth J. Brauer of Northern Arizona University, Professor Reginald J. Perry of Florida State University, and Professor Cem G knar of Istanbul Technical University who read all or parts of the revised manuscript and provided their valuable comments and encouragement.

The editorial staff of McGraw-Hill has, as always, been wonderfully supportive from the beginning of the revision project. We thankfully recognize the contributions of our previous electrical engineering editor, Ms. Lynn Cox, and we appreciate the extensive efforts of Ms. Nina Kreiden, who helped the project get off the ground in its early stages. During the final stages of this project, Ms. Kelley Butcher, Ms. Karen Nelson, and Mr. Francis Owens have been extremely effective and helpful, and we enjoyed sharing this experience with them.

#### ACKNOWLEDGMENTS FOR THE THIRD EDITION

Several individuals have contributed with their time and their efforts to the third edition of our textbook. The authors would like to acknowledge the invaluable contribution of Dr. Seung-Moon Yoo who was instrumental in the extensive revision of the Memory chapter (Chapter 10). His technical insight, his meticulous attention to detail, and his very productive work are truly appreciated. The first author acknowledges the University of California at Santa Cruz for valuable support in his new position as Dean of the School of Engineering, and for enabling him to concentrate on the revision of the manuscript. The appointment of the second author as Full Professor at the Swiss Federal Institute of Technology in Lausanne, Switzerland has also provided an excellent environment for the completion of the project. The second author gratefully acknowledges Mme. S verine Eggli for her valuable assistance in revisions, and for typing sections of the text. The authors thank Mr. Tom Vernier and the technical staff of the MOSIS organization for generously providing the SPICE BSIM parameters for TSMC  $0.18~\mu m$  process that were extracted by MOSIS. The authors also acknowledge Dr. Michael W. Davidson of the Florida State University

National High Magnetic Field Laboratory, for providing the DEC Alpha chip microphotographs that appear on the cover.

The authors would like to thank the following individuals who read all or parts of the revised manuscript and provided their valuable comments and encouragement.

Professor Massoud Pedram, University of Southern California

Professor Eby G. Friedman, University of Rochester

Professor Chien-In Henry Chen, Wright State University

Professor Ivan Kourtev, University of Pittsburgh

Professor Dimitris E. Ioannou, George Mason University

Professor Thottam S. Kalkur, University of Colorado at Colorado Springs

Professor Yong-Bin Kim, Northeastern University

Professor Pratapa Reddy, Rochester Institute of Technology

Professor Hisham Z. Massoud, Duke University

Professor Resve A. Saleh, University of British Columbia

Professor Simon Foo, Florida State University

Professor David W. Parent, San Jose State University

Professor Jaime Ramirez-Angulo, New Mexico State University

Professor Nur Touba, University of Texas at Austin

Professor Nicholas C. Rumin, McGill University

The editorial staff of McGraw-Hill has again been very helpful and supportive throughout the entire revision project. This project started with the insightful initiative of Mr. Tom Casson, our publisher at McGraw-Hill. We would like to acknowledge his valuable support and encouragement. We thankfully recognize the contributions of Ms. Michelle Flomenhoft, Ms. Betsy Jones, and Ms. Rose Koos. We especially thank them for their helpful assistance during all stages of this complex project, and for their patience and persistence. We also acknowledge Mr. Rick Noel for creating the cover design of the third edition. We truly enjoyed sharing this experience with the entire McGraw-Hill team.

Finally, we would like to acknowledge the support from our families, Myoung-A (Mia), Jennifer, and Jeffrey Kang, and Anıl and Ebru Leblebici, for tolerating many of our physical and mental absences while we worked on the third edition of this book, and for providing us invaluable encouragement throughout the project.

Sung-Mo (Steve) Kang Santa Cruz, California August 2002 Yusuf Leblebici Lausanne, Switzerland August 2002

## CONTENTS

About the Authors x	<b>3.2</b> The MOS System under External Bias 87	
Preface xi	3.3 Structure and Operation of MOS Transistor (MOSFET) 90	
Chanter 4	3.4 MOSFET Current-Voltage	
Chapter 1 Introduction 1	Characteristics 100	
	3.5 MOSFET Scaling and Small-Geometry	
1.1 Historical Perspective 1	Effects 112 <b>3.6</b> MOSFET Capacitances 126	
<b>1.2</b> Objective and Organization of the Book 5	<b>3.6</b> MOSFET Capacitances 126 Exercise Problems 138	
<b>1.3</b> A Circuit Design Example 8		
<b>1.4</b> Overview of VLSI Design Methodologies 18	Chapter 4	
1.5 VLSI Design Flow 21	Modeling of MOS Transistors	
<b>1.6</b> Design Hierarchy 23	Using SPICE 143	
1.7 Concepts of Regularity, Modularity,	<b>4.1</b> Introduction 143	
and Locality 25	4.2 Basic Concepts 144	
1.8 VLSI Design Styles 28	4.3 The LEVEL 1 Model Equations 146	
1.9 Design Quality 38	4.4 The LEVEL 2 Model Equations 150	
<ul><li>1.10 Packaging Technology 41</li><li>1.11 Computer-Aided Design Technology 43</li></ul>	4.5 The LEVEL 3 Model Equations 154	
<b>1.11</b> Computer-Aided Design Technology 43  Exercise Problems 45	4.6 State-of-the-Art MOSFET Models 155	
Exercise Problems 45	4.7 Capacitance Models 156	
Objective 9	4.8 Comparison of the SPICE MOSFET	
Chapter 2 Fabrication of MOSFETs 48	Models 160	
2.1 Introduction 48	Appendix: Typical SPICE Model Parameters 162	
2.2 Fabrication Process Flow: Basic Steps 49	Exercise Problems 165	
2.3 The CMOS n-Well Process 59	2/10/10/07/10	
2.4 Layout Design Rules 66	Chapter 5	
2.5 Full-Custom Mask Layout Design 66	MOS Inverters: Static	
Exercise Problems 73	Characteristics 166	
	<b>5.1</b> Introduction 166	
Chapter 3	5.2 Resistive-Load Inverter 174	
MOS Transistor 83	5.3 Inverters with n-Type MOSFET Load 183	
3.1 The Metal Oxide Semiconductor (MOS)	<b>5.4</b> CMOS Inverter 194	
Structure 83	Exercise Problems 211	

Appendix: Schmitt Trigger Circuit 347

Exercise Problems 350

Chapter 6	Chapter 9	
MOS Inverters: Switching	Dynamic Logic Circuits 354	
Characteristics and Interconnect Effects 215  6.1 Introduction 215	<ul><li>9.1 Introduction 354</li><li>9.2 Basic Principles of Pass Transistor Circuits 356</li></ul>	
<ul> <li>6.2 Delay-Time Definitions 217</li> <li>6.3 Calculation of Delay Times 219</li> <li>6.4 Inverter Design with Delay Constraints 227</li> <li>6.5 Estimation of Interconnect Parasitics 238</li> <li>6.6 Calculation of Interconnect Delay 249</li> <li>6.7 Switching Power Dissipation of CMOS Inverters 257</li> </ul>	<ul> <li>9.4 Synchronous Dynamic Circuit Techniques 368</li> <li>9.5 Dynamic CMOS Circuit Techniques 373</li> <li>9.6 High-Performance Dynamic CMOS Circuits 377 Exercise Problems 394</li> </ul>	
Appendix: Super Buffer Design 264 Exercise Problems 267	Chapter 10 Semiconductor Memories 399 10.1 Introduction 399	
Chapter 7 Combinational MOS Logic Circuits 271	<ul> <li>10.2 Dynamic Random Access Memory (DRAM) 404</li> <li>10.3 Static Random Access Memory (SRAM) 432</li> </ul>	
<ul> <li>7.1 Introduction 271</li> <li>7.2 MOS Logic Circuits with Depletion nMOS Loads 272</li> <li>7.3 CMOS Logic Circuits 284</li> <li>7.4 Complex Logic Circuits 291</li> </ul>	<ul> <li>10.4 Nonvolatile Memory 445</li> <li>10.5 Flash Memory 458</li> <li>10.6 Ferroelectric Random Access Memory (FRAM) 466</li> <li>Exercise Problems 469</li> </ul>	
<ul><li>7.5 CMOS Transmission Gates (Pass Gates) 304</li><li>Exercise Problems 314</li></ul>	Chapter 11 Low-Power CMOS Logic Circuits 475	
Chapter 8 Sequential MOS Logic Circuits 320	<ul><li>11.1 Introduction 475</li><li>11.2 Overview of Power Consumption 476</li></ul>	
<ul> <li>8.1 Introduction 320</li> <li>8.2 Behavior of Bistable Elements 321</li> <li>8.3 SR Latch Circuit 327</li> <li>8.4 Clocked Latch and Flip-Flop Circuits 333</li> <li>8.5 CMOS D-Latch and Edge-Triggered Flip-Flop 340</li> </ul>	<ul> <li>11.3 Low-Power Design Through Voltage Scaling 487</li> <li>11.4 Estimation and Optimization of Switching Activity 498</li> <li>11.5 Reduction of Switched Capacitance 504 Exercise Problems 506</li> </ul>	

Contents ix

<ul> <li>Chapter 12</li> <li>BiCMOS Logic Circuits 507</li> <li>12.1 Introduction 507</li> <li>12.2 Bipolar Junction Transistor (BJT): Structure and Operation 510</li> <li>12.3 Dynamic Behavior of BJTs 522</li> <li>12.4 Basic BiCMOS Circuits: Static Behavior 529</li> <li>12.5 Switching Delay in BiCMOS Logic Circuits 531</li> <li>12.6 BiCMOS Applications 537 Exercise Problems 540</li> </ul>	<ul> <li>14.3 Basic Concepts and Definitions 574</li> <li>14.4 Design of Experiments and Performance Modeling 580</li> <li>14.5 Parametric Yield Estimation 588</li> <li>14.6 Parametric Yield Maximization 593</li> <li>14.7 Worst-Case Analysis 595</li> <li>14.8 Performance Variability Minimization 6 Exercise Problems 604</li> <li>Chapter 15</li> <li>Design for Testability 608</li> <li>15.1 Introduction 608</li> <li>15.2 Fault Types and Models 608</li> <li>15.3 Controllability and Observability 612</li> <li>15.4 Ad Hoc Testable Design Techniques 613</li> <li>15.5 Scan-Based Techniques 616</li> <li>15.6 Built-In Self Test (BIST) Techniques 615</li> <li>Exercise Problems 622</li> </ul>
Chapter 13 Chip Input and Output (I/O) Circuits 544  13.1 Introduction 544  13.2 ESD Protection 545  13.3 Input Circuits 548	
<ul> <li>13.4 Output Circuits and L(di/dt) Noise 553</li> <li>13.5 On-Chip Clock Generation and Distribution 557</li> <li>13.6 Latch-Up and Its Prevention 562 Exercise Problems 569</li> </ul>	References 623 16
Chapter 14 Design for Manufacturability 571  14.1 Introduction 571  14.2 Process Variations 572	

CHAPTER

## Introduction

#### 1.1 Historical Perspective

The electronics industry has achieved a phenomenal growth over the last few decades, mainly due to the rapid advances in integration technologies and large-scale systems design. The use of integrated circuits in high-performance computing, telecommunications, and consumer electronics has been growing at a very fast pace. Typically, the required computational and information processing power of these applications is the driving force for the fast development of this field. Figure 1.1 gives an overview of the prominent trends in information technologies over the next decade. The current leading-edge technologies (such as low bit-rate video and cellular communications) already provide the end-users a certain amount of processing power and portability. This trend is expected to continue, with very important implications for VLSI and systems design. One of the most important characteristics of information services is their increasing need for very high processing power and bandwidth (in order to handle real-time video, for example). The other important characteristic is that the information services tend to become more personalized, which means that the information processing devices must be more intelligent and also be portable to allow more mobility. This trend towards portable, distributed system architectures is one of the main driving forces for system integration, even though it does not preclude a concurrent and equally important trend towards centralized, highly powerful information systems such as those required for network computing (NC) and video services.

As more and more complex functions are required in various data processing and telecommunications devices, the need to integrate these functions in a small package is also increasing. The level of integration as measured by the number of logic gates in a monolithic chip has been steadily rising for almost three decades, mainly due to the rapid progress in processing technology and interconnect technology. Table 1.1 shows the evolution of logic complexity in integrated circuits over the last three decades, and marks the *milestones* of each era. Here, the numbers for circuit complexity should be viewed only as representative measures to indicate the order-of-magnitude. A logic block can contain anywhere from 10 to 100 transistors,