

# Gallium Nitride Power Devices

edited by Hongyu Yu | Tianli Duan



# Gallium Nitride Power Devices

edited by  
Hongyu Yu  
Tianli Duan

*Published by*

Pan Stanford Publishing Pte. Ltd.  
Penthouse Level, Suntec Tower 3  
8 Temasek Boulevard  
Singapore 038988

Email: [editorial@panstanford.com](mailto:editorial@panstanford.com)

Web: [www.panstanford.com](http://www.panstanford.com)

### **British Library Cataloguing-in-Publication Data**

A catalogue record for this book is available from the British Library.

### **Gallium Nitride Power Devices**

Copyright © 2017 by Pan Stanford Publishing Pte. Ltd.

*All rights reserved. This book, or parts thereof, may not be reproduced in any form or by any means, electronic or mechanical, including photocopying, recording or any information storage and retrieval system now known or to be invented, without written permission from the publisher.*

For photocopying of material in this volume, please pay a copying fee through the Copyright Clearance Center, Inc., 222 Rosewood Drive, Danvers, MA 01923, USA. In this case permission to photocopy is not required from the publisher.

ISBN 978-981-4774-09-3 (Hardcover)

ISBN 978-1-315-19662-6 (eBook)

Printed in Canada

The background of the entire page is a close-up, grayscale photograph of a leaf's venation. The veins are prominent, dark, and run diagonally across the frame, creating a complex, organic pattern. The lighting is soft, highlighting the texture of the leaf surface.

# **Gallium Nitride Power Devices**



## Preface

As a third-generation semiconductor, GaN has found broad technological applications in high-power devices by virtue of its high breakdown field and high electron mobility. Therefore, the development of GaN technology is regarded as important national strategic research for many countries. The industry has made phenomenal growth in GaN electronics. Moreover, many GaN-related papers have been published to report the progress in the fundamental concepts and performances of GaN devices.

To access both fundamental knowledge and advanced novel development, a book that could give information about comprehensive material physics and device structure as well as device operational principles was needed. To meet such a need, *Gallium Nitride Power Devices* was prepared. This book comprises nine chapters which discuss the growth technology of GaN wafers and the characteristics of polarization effects of GaN material and device process on device performance, reliability, and packaging. It is a textbook for undergraduate students, and it is also a reference book for graduate students as well as engineers and scientists in GaN research.

In the course of writing this book, I was fortunate to obtain the help of Wang Zhigang and Wang Bing from Southwest Jiaotong University, Cheng Kai from Enkris Semiconductor, Liu Zhihong from the Singapore-MIT Alliance for Research and Technology, and Jiang Lingli, Xia Pengkun, and Dongbin from the South University of Science and Technology of China.

**Tianli Duan**





# Contents

<i>Preface</i>	ix
<b>1. The Growth Technology of High-Voltage GaN on Silicon</b>	<b>1</b>
<i>Peng Xiang, Liyang Zhang, and Kai Cheng</i>	
1.1 Introduction	1
1.2 The Nucleation Layer Growth	6
1.3 Stress Engineering	10
1.3.1 The LT-Al(Ga)N Interlayer	10
1.3.2 The AlGa <sub>x</sub> N Buffer Layer	15
1.3.3 Al(Ga)N/GaN SLs	18
1.4 Leakage Reduction and Breakdown Voltage Enhancement	21
1.4.1 Compensational Doping	21
1.4.2 Other Methods	25
1.5 Conclusions	26
<b>2. The Characteristics of Polarization Effects in GaN Heterostructures</b>	<b>35</b>
<i>Zhigang Wang</i>	
2.1 Introduction	35
2.2 The ab initio Theory in III-V Semiconductors	37
2.2.1 Spontaneous Polarization	38
2.2.2 Piezoelectric Polarization	39
2.2.3 The Analytical Model of a 2DEG at the AlGa <sub>x</sub> N/GaN Interface	42
2.3 Polarization Effects Discussion	43
<b>3. GaN Transistor Fabrication Process</b>	<b>49</b>
<i>Liu Zhihong</i>	
3.1 Device Isolation	51
3.1.1 Wet Etch	51
3.1.2 Dry Etch	56
3.1.3 Implantation Isolation	63
3.2 Ohmic Contacts	67



3.2.1	The Ti/Al/X/Au Metal Scheme	67
3.2.2	CMOS-Compatible Ohmic Contacts	76
3.3	Gate Fabrication	77
3.3.1	Schottky Gate	78
3.3.2	Metal-Insulator-Semiconductor Gate	79
3.4	Surface Passivation	80
3.5	Field Plates	80
<b>4.</b>	<b>Conventional AlGaIn/GaN Heterojunction Field-Effect Transistors</b>	<b>93</b>
	<i>Jiang Lingli</i>	
4.1	Introduction	93
4.2	Polarization and Generation of a 2DEG	94
4.2.1	Polarization	94
4.2.2	Generation of a 2DEG	97
4.3	GaN HEMT Operation Principle	98
4.4	Breakdown for an AlGaIn/GaN HEMT	101
4.4.1	Gate Electric Field Plate	102
4.4.2	Source Electric Field Plate	105
4.4.3	Air Bridge Field Plate	106
<b>5.</b>	<b>Original Demonstration of Depletion-Mode and Enhancement-Mode AlGaIn/GaN Heterojunction Field-Effect Transistors</b>	<b>111</b>
	<i>Zhigang Wang and Bing Wang</i>	
5.1	Introduction	112
5.2	Development of E-Mode AlGaIn/GaN HFETs	113
5.2.1	E-Mode HFET with a P-Type Cap Layer	114
5.2.2	E-Mode HFET with a Recessed-Barrier Layer	114
5.2.3	E-Mode HFET with a Double-Barrier Layer	116
5.2.4	Metal-Insulator-Semiconductor HFET	119
5.2.5	N-Polar GaN-Based E-Mode HFETs	121
5.2.6	E-Mode HEMTs by Fluoride-Based Plasma Treatment	122
5.2.7	GaN-Based MOSFETs and AlGaIn/GaN MOS-HFETs	124
5.2.8	Other Types of E-Mode HFETs	125
5.3	Charge Control Models	126

5.3.1	CCM in a Heterojunction with a Single Barrier	126
5.3.2	CCM in a Heterojunction with Double Barriers	127
5.3.3	CCM in a Heterojunction with Multibarriers	129
5.4	Reliability of the Threshold Voltage	132
5.4.1	Traps Exist in III-N Barrier Layers	133
5.4.2	Fixed Charges Exist at the Dielectric/III-N Heterointerface or in the Dielectric	135
5.4.3	Dynamic Recovery of the Threshold Voltage Shift by Trapping Speed	138
5.4.4	Lattice-Mismatch-Induced Reduction of Strain or Stress	139
<b>6.</b>	<b>Surface Passivation and GaN MIS-HEMTs</b>	<b>145</b>
	<i>Tianli Duan and Liu Zhihong</i>	
6.1	Introduction	145
6.2	Surface Passivation	147
6.3	Metal-Insulator-Semiconductor High-Electron-Mobility Transistors	154
6.3.1	Characteristics of Various Gate Dielectrics	154
6.3.2	Atomic Layer Deposition of $\text{Al}_2\text{O}_3$	155
6.3.3	Characterization of the Interface Traps by Traditional $C-V$ Measurement	163
6.3.4	Other Approaches to Measure the the Interface Trap Density	173
6.3.4.1	Hysteresis method	173
6.3.4.2	Subthreshold swing method	173
6.3.4.3	AC transconductance method	174
6.3.4.4	Photoassisted $C-V$	175
6.4	Summary	176
<b>7.</b>	<b>GaN Vertical Power Devices</b>	<b>193</b>
	<i>Liu Zhihong</i>	
7.1	Introduction	193
7.2	GaN Vertical PN Diodes and Schottky Diodes	195
7.2.1	Device Structures	195

	7.2.2	Design of the Vertical Diode Structures	198
	7.2.3	Edge Termination Technology	209
7.3		Three-Terminal GaN Vertical Power Devices	217
	7.3.1	Current Aperture Vertical Electronic Transistors	217
	7.3.2	Junction Field-Effect Transistors	224
	7.3.3	Trench Field-Effect Transistors	228
<b>8.</b>		<b>Reliability of GaN HEMT Devices</b>	<b>241</b>
		<i>Pengkun Xia</i>	
8.1		Temperature-Related Degradation	242
	8.1.1	Degradation under Thermal Storage	242
	8.1.2	Variation of Device Performance under Different Temperatures	245
8.2		Current Collapse	247
8.3		Prebreakdown	250
	8.3.1	Electric Field Peak	250
	8.3.2	Bulk Leakage	252
	8.3.3	Inverse Piezoelectric Effect	255
8.4		Conclusion	257
<b>9.</b>		<b>The Packaging Technologies for GaN HEMTs</b>	<b>261</b>
		<i>Dong Bin</i>	
9.1		Introduction	261
9.2		Challenges and Advances in Packages for GaN HEMTs	263
	9.2.1	Advanced Technologies for Lower Parasitic Inductors	264
	9.2.2	Thermal Management	265
9.3		Package Types for GaN Products	267
	9.3.1	An Introduction to Commercialized GaN Products	269
	9.3.2	Transistor Outline Packages	270
	9.3.3	Surface-Mount Technology	274
		<i>Index</i>	<b>281</b>

## Chapter 1

# The Growth Technology of High-Voltage GaN on Silicon

**Peng Xiang, Liyang Zhang, and Kai Cheng**

*Enkris Semiconductor, Inc., Suzhou, China*

Peng.Xiang@enkris.com

## 1.1 Introduction

Due to the limited availability and relatively high cost of sufficiently large GaN substrates for homoepitaxial growth, GaN films are normally grown on foreign substrates, such as sapphire, SiC, and Si. Table 1.1 shows properties of III nitrides and these foreign substrates. SiC has the smallest lattice mismatch and thermal expansion coefficient (TEC) mismatch to GaN as compared to others, but the high price and limited diameter (normally  $\leq 6$  inches) of a SiC substrate make it unaffordable for power applications. GaN-on-sapphire substrate technology is very mature and is the mainstream in the light-emitting diode (LED) market, but it is unsuitable for power applications due to the poor thermal conductivity of sapphire.

---

*Gallium Nitride Power Devices*

Edited by Hongyu Yu and Tianli Duan

Copyright © 2017 Pan Stanford Publishing Pte. Ltd.

ISBN 978-981-4774-09-3 (Hardcover), 978-1-315-19662-6 (eBook)

[www.panstanford.com](http://www.panstanford.com)

Si is the most widely used semiconductor nowadays, and using a Si substrate has many advantages over SiC and sapphire, such as a large diameter, low cost, and a ready-made process. The diameter of a Si substrate can be scaled to 12 inches, and the metal-organic chemical vapor deposition (MOCVD) reactor is available to grow 8-inch GaN epilayers on 8-inch Si substrates. In contrast, the SiC and sapphire substrate size is typically smaller than 6 inches. The cost of GaN power devices can be further reduced by using the ready-made 6- and 8-inch complementary metal-oxide-semiconductor (CMOS) process line. A Si substrate also shows high crystalline quality and minimized defect density, thanks to decades of development of the Si semiconductor industry. It has been well accepted that GaN on large-size silicon substrates is one cost-effective way to achieve high-volume production of GaN power devices. Figure 1.1 shows the epitaxial relationship of the GaN(0001) plane (c-plane) on the Si(111) plane. Usually, a Si(111) substrate is utilized for the epitaxial growth of c-plane GaN because of their same trigonal symmetry.

**Table 1.1** Properties of III nitrides and substrates [1, 2]

Material	Lattice param- eters (Å)	Lattice mismatch <sup>a</sup> to GaN	TEC <sup>b</sup> (10 <sup>-6</sup> K <sup>-1</sup> )	Thermal conduc- tivity (W/cmK)	Diameter (inches)
III nitrides	AlN <i>a</i> = 3.112 <i>c</i> = 4.982	2.48%	4.2	2.0	/
	InN <i>a</i> = 3.548 <i>c</i> = 5.7034	-10.1%	5.7	0.8	/
	GaN <i>a</i> = 3.1891 <i>c</i> = 5.1855	0	5.59	1.3	/
Substrates	Al <sub>2</sub> O <sub>3</sub> <i>a</i> = 4.765 <i>c</i> = 12.982	13.9% Rotated 30°	7.5	0.3	2-6
	SiC <i>a</i> = 3.081 <i>c</i> = 15.117	3.51%	4.2	4.9	2-6
	Si <i>a</i> = 5.431	-17%	3.59	1.3	2-12

<sup>a</sup>Lattice mismatch = (*a*<sub>GaN</sub> - *a*<sub>eff.sub</sub>) / *a*<sub>sub</sub>


<sup>b</sup>TEC: Thermal expansion coefficient

However, the growth of GaN on Si is challenging owing to issues such as melt-back etching and a large thermal and lattice mismatch [4]. A common problem in the growth of GaN on Si is melt-back





Si can easily break down from the Si substrate because of the low critical electric field of Si. To achieve a high breakdown voltage, a film thickness of several micrometers is necessary for a GaN-on-Si power device.



**Figure 1.2** Destroyed GaN layer due to melt-back etching: (a) SEM image of a vertical view. Reprinted from Ref. [8], Copyright (2003), with permission from Elsevier. (b) Optical microscope image of a plan view.

Stress also introduces large wafer bow, which deteriorates the uniformity of the epilayer and causes failure during wafer handling and passing of the stepper in the lithography process, making the material unsuitable for device manufacturing. The wafer curvature  $\kappa$  can be obtained from the Stoney equation:

$$\kappa = \frac{6M_f \varepsilon_m h_f}{M_s h_s^2} \quad (1.1)$$

where  $\varepsilon_m$ ,  $M_f$ ,  $M_s$ ,  $h_f$ , and  $h_s$  denote the biaxial mismatch strain, the biaxial moduli of the film, the biaxial moduli of the substrate, the thickness of the film, and the thickness of the substrate, respectively. Assuming the diameter of the substrate is  $D$ , the wafer bow can be obtained by


$$B = \frac{3M_f D^2}{4M_s h_s^2} \varepsilon_m h_f \quad (1.2)$$

The wafer bow is proportional to the square of the substrate diameter, indicating a larger value when a large-diameter Si substrate is utilized.

To grow crack-free GaN on Si with low wafer bow, stress engineering has to be executed. Compressive stress is introduced during growth by inserting Al-rich layers such as AlN [9–13], AlGaIn [14–24], and AlN/GaN superlattices (SLs) [25–29] to counterbalance



the tensile stress. Nevertheless, this compressive stress also should be carefully controlled. This compressive stress causes curvature of the wafer during growth, which will deteriorate the wafer temperature uniformity and cause plastic deformation (Fig. 1.4) if a too large curvature appears [30]. Thus stress engineering is of great importance and is challenging for the growth of a GaN-on-Si wafer.




**Figure 1.3** Two types of cracks for GaN on Si: (a) an open groove with facets occurs during growth and (b) a closed crack during cooling down; (c) cross section of an open crack. Reprinted from Ref. [3], Copyright (2002), with permission from Elsevier.

The large lattice mismatch between GaN and Si will introduce a high density of dislocations, which are usually larger than  $10^8/\text{cm}^2$ . High dislocation densities deteriorate the crystalline quality of GaN and the performance of power devices.

Apart from the large tensile stress and high dislocation density, GaN on Si has also suffered from high buffer leakage, which should be minimized for power applications. Compared to Si and GaAs,

GaN grown on a heterosubstrate is a very imperfect crystal system with a high density of defects. Usually, the density of the background donor in unintentionally doped GaN is  $10^{16}$ – $10^{17}/\text{cm}^3$  due to the existence of oxygen and silicon impurities and nitrogen vacancies, which introduces  $10^{16}$ – $10^{17}/\text{cm}^3$  background electrons. Thus leakage current from the buffer layer will occur. Additionally, the Si substrate and the AlN/Si interface are conducting. A GaN buffer with a high background donor will also introduce leakage current from the Si substrate. Compositional doping [32–39] and removal of the Si substrate [40] are effective in reducing the buffer leakage and increasing the breakdown voltage of GaN on Si.



**Figure 1.4** Nomarski microscope image of plastic substrate deformation for GaN-on-Si layers in two different appearances. The image on the left shows a weaker deformation, with slip lines in the Si(111) substrate only visible in two different directions (marked white), while the image on the right shows strong deformation, with slip lines propagating in all three preferred directions (marked black). Reproduced from Ref. [31] with permission from John Wiley and Sons.

## 1.2 The Nucleation Layer Growth

Due to the melt-back etching phenomenon mentioned earlier, GaN cannot be directly grown on a Si substrate at high temperature. AlN [20, 41–49], SiC [5], AlAs [6], and  $\text{Al}_2\text{O}_3$  [7] were applied as the seeding layer for GaN grown on Si. AlN is the most universal nucleation layer that supports high-quality GaN on a Si substrate. With high thermal stability and good wettability on Si, the AlN buffer prevents the melt-back reaction and favors the subsequent growth of the GaN layer. In addition, compressive stress can be generated in GaN films grown on AlN because of the smaller lattice parameters of AlN, which can counterbalance the tensile stress when cooling down.