国外电子信息精品著作(影印版)

# CMOS锁相环: 分析和设计

CMOS PLL Synthesizers: Analysis and Design

> Keliu Shu Edgar Sánchez-Sinencio



## CMOS锁相环:分析和设计

### CMOS PLL Synthesizers: Analysis and Design

- ●This book presents both fundamentals and the state of the art of PLL synthesizer design and analysis techniques.
- A complete overview of both system-level and circuit-level design and analysis are covered.
- ●A 16mW, 2.4GHz, sub-2V, Sigma Delta fractional-N synthesizer prototype is implemented in 0.35m m CMOS. It features a high-speed and robust phase-switching prescaler, and a low-complexity and area-efficient loop capacitance mulitplier, which tackle speed and integration bottlenecks of PLL synthesizer elegantly.
- ●This book is conceived as a PLL synthesizer manual for both academia researchers and industry design engineers.

# 国外电子信息精品著作(影印版)

片上系统设计 模拟/射频集成电路设计的晶体管级建模 宽带高动态范围DAC 可重构片上系统的系统级设计 ADC的动态特性 嵌入式系统设计 ΣΔ A/D转换技术在信号调理中的应用 超高频多速开关电容电路设计 CMOS锁相环:分析和设计 3G无线网络和无线局域网的设计与性能

视觉感知的模拟超大规模集成电路实现 Delta-Sigma 数据转换器 系统集成:从晶体管设计到大规模集成电路 无线网络RF工程:硬件、天线和传播 传感器和通信中的CMOS级联式ΣΔ调制器射频功率放大器的高级设计技术混合信号片上系统的适应性技术VLSI的统计分析和优化:时序和功耗片上系统的设计和描述语言奈奎斯特ADC的校准技术时钟发生器在片上系统处理器中的应用用于4G的CMOS锁相环和压控振荡器运算电路综合:FPGA,ASIC和嵌入式系统功耗管理:基于VLSI及DSP的计算机系统CMOS电子学:失效分析与诊断半导体制造和工艺控制基础



定 价: 34.00 元

# 国外电子信息精品著作(影印版)

CMOS PLL Synthesizers: Analysis and Design

# CMOS 锁相环:分析和设计

Keliu Shu Edgar Sánchez-Sinencio

**斜 学 出 版 社** 北 京 图字: 01-2006-7412

#### 内容简介

本书是一本关于小型 sigma-delta 频率综合器方面的优秀著作。作者分别从系统级和电路级对频率综合器的设计进行了阐述。主要创新点在低功耗高速分频器和减少芯片面积的环路滤波器的电容设计上。该书涉及PLL 的基础问题,内容全面翔实、由浅入深、对 PLL 的关键问题提出了解决方案。

Keliu Shu, Edgar Sánchez-Sinencio : CMOS PLL Synthesizers: Analysis and Design

Copyright © 2005 Springer

This reprint has been authorized by Springer-Verlag (Berlin/Heidelberg/New York) for sale in the People's Republic of China only and not for export therefrom.

#### 图书在版编目(CIP)数据

CMOS 锁相环: 分析和设计= CMOS PLL Synthesizers: Analysis and Design: 英文/(美) 舒(Shu, K. L.) 等编著. 一影印版. 一北京: 科学出版社,2007.1

(国外电子信息精品著作)

ISBN 978-7-03-018250-0

I.C··· Ⅱ. 舒··· Ⅲ. 锁相环-电路设计-英文 N. TN911.8

中国版本图书馆 CIP 数据核字(2006)第 149508 号

责任编辑: 余 丁/责任印制: 安春生/封面设计: 陈 敬

#### 斜学出版社出版

北京东黄城根北街 16 号 邮政编码: 100717

http://www.sciencep.com

#### 天时彩色即剧有限公司印刷

科学出版社发行 各地新华书店经销

2007年1月第 - 版 开本: B5(720×1000)

2007年1月第一次印刷 印张: 14 1/2

印数: 1-3 000 字数: 352 000

定价: 34.00元

(如有印装质量问题,我社负责调换(双青))

# 《国外电子信息精品著作》序

20世纪 90 年代以来,信息科学技术成为世界经济的中坚力量。随着经济全球化的进一步发展,以微电子、计算机、通信和网络技术为代表的信息技术,成为人类社会进步过程中发展最快、渗透性最强、应用面最广的关键技术。信息技术的发展带动了微电子、计算机、通信、网络、超导等产业的发展,促进了生命科学、新材料、能源、航空航天等高新技术产业的成长。信息产业的发展水平不仅是社会物质生产、文化进步的基本要素和必备条件,也是衡量一个国家的综合国力、国际竞争力和发展水平的重要标志。在中国,信息产业在国民经济发展中占有举足轻重的地位,成为国民经济重要支柱产业。然而,中国的信息科学支持技术发展的力度不够,信息技术还处于比较落后的水平,因此,快速发展信息科学技术成为我国迫在眉睫的大事。

要使我国的信息技术更好地发展起来,需要科学工作者和工程技术人员付出艰辛的努力。此外,我们要从客观上为科学工作者和工程技术人员创造更有利于发展的环境,加强对信息技术的支持与投资力度,其中也包括与信息技术相关的图书出版工作。

从出版的角度考虑,除了较好较快地出版具有自主知识产权的成果外,引进国外的优秀出版物是大有裨益的。洋为中用,将国外的优秀著作引进到国内,促进最新的科技成就迅速转化为我们自己的智力成果,无疑是值得高度重视的。科学出版社引进一批国外知名出版社的优秀著作,使我国从事信息技术的广大科学工作者和工程技术人员能以较低的价格购买,对于推动我国信息技术领域的科研与教学是十分有益的事。

此次科学出版社在广泛征求专家意见的基础上,经过反复论证、 仔细遴选,共引进了接近 30 本外版书,大体上可以分为两类,第一类 是基础理论著作,第二类是工程应用方面的著作。所有的著作都涉及 信息领域的最新成果,大多数是 2005 年后出版的,力求"层次高、内 容新、参考性强"。在内容和形式上都体现了科学出版社一贯奉行的严谨作风。

当然,这批书只能涵盖信息科学技术的一部分,所以这项工作还 应该继续下去。对于一些读者面较广、观点新颖、国内缺乏的好书还 应该翻译成中文出版,这有利于知识更好更快地传播。同时,我也希 望广大读者提出好的建议,以改进和完善丛书的出版工作。

总之,我对科学出版社引进外版书这一举措表示热烈的支持,并 盼望这一工作取得更大的成绩。

中国科学院院士

中国工程院院士 2006 年 12 月

#### **Preface**

Thanks to the advance of semiconductor and communication technology, the wireless communication market has been booming in the last two decades. It evolved from simple pagers to emerging third-generation (3G) cellular phones. In the meanwhile, broadband communication market has also gained a rapid growth. As the market always demands high-performance and low-cost products, circuit designers are seeking high-integration communication devices in cheap CMOS technology.

The phase-locked loop frequency synthesizer is a critical component in communication devices. It works as a local oscillator for frequency translation and channel selection in wireless transceivers and broadband cable tuners. It also plays an important role as the clock synthesizer for data converters in the analog-and-digital signal interface.

This book covers the design and analysis of PLL synthesizers. It includes both fundamentals and a review of the state-of-the-art techniques. The transient analysis of the third-order charge-pump PLL reveals its locking behavior accurately. The behavioral-level simulation of PLL further clarifies its stability limit. Design examples are given to clearly illustrate the design procedure of PLL synthesizers. A complete derivation of reference spurs in the charge-pump PLL is also presented in this book.

The in-depth investigation of the digital  $\Sigma\Delta$  modulator for fractional-N synthesizers provides insightful design guidelines for this important block. As the prescaler is often the speed bottleneck of high-frequency PLL synthesizers, it is covered in a single chapter in this book. An inherently glitch-free low-power phase-switching prescaler was developed. The timing analysis of the switching control loop gives good understanding for a sound design. As spurs generated from the delay mismatch in the phase-switching

prescaler might be a concern, it is mathematically examined. Another single chapter in this book is devoted to the loop filter, which is an integration bottleneck in narrow-band PLL because its big capacitor takes a large chip area. A simple area-efficient on-chip loop filter solution was proposed. It is based on a capacitance multiplier, which is of very low complexity and power consumption. Detailed analysis and design of this novel loop filter was addressed.

As this book features a complete coverage of PLL synthesizer design and analysis techniques, the authors hope it will be a good manual for both acdemia researchers and industry designers in the PLL area.

# List of Acronyms and Symbols

AAC Automatic Amplitude Control

BPF Band-Pass Filter

CCO Current-Controlled Oscillator
CDR Clock and Data Recovery

CMOS Complementary Metal Oxide Semiconductor

CP Charge-Pump

DAC Digital-to-Analog Converter
DAS Direct Analog Synthesizer
DDS Direct Digital Synthesizer

DFDD Digital Frequency Difference Detector

DLL Delay-Locked Loop

DPA Digital Phase Accumulator

DUT Device Under Test

FDC Frequency-to-Digital Converter

FF Flip-Flop

FHSS Frequency-Hopping Spread Spectrum

FM Frequency Modulation

FN Fractional-N

FS Frequency Synthesizer

GSM Global System for Mobile communications

IC Integrated Circuit

ILFD Injection-Locked Frequency Divider

ISF Impulse Sensitivity Factor
ISM Industrial Scientific Medicine

LF Loop Filter
LO Local Oscillator

LTI Linear Time-Invariant LSB Least-Significant-Bit

**SNR** 

MASH	Multi-stage noise Shaping
NAND	Negative AND logic

NCO Numerically Controlled Oscillator
NMOS N-channel Metal Oxide Semiconductor

NOR Negative OR logic
OPA Operational Amplifier
OSR Over Sampling Ratio

OTA Operational Transconductance Amplifier

PD Phase Detector

PFD Phase-Frequency Detector PGS Patterned Ground Shield PLL Phase-Locked Loop

PMOS P-channel Metal Oxide Semiconductor

Signal-to-Noise Ratio

PSD Power Spectral Density
RF Radio Frequency
rms Root-Mean-Square
SC Switched Capacitor
SCL Source-Coupled Logic
SDM Sigma-Delta Modulator

SSB Single-Sideband
TSPC True-Single-Phase-Clock

VCO Voltage-Controlled Oscillator

XOR Exclusive OR logic

 $\omega$  angular frequency in rad/s  $\omega_{-3dB}$  PLL -3dB loop bandwidth

 $\omega_c$  PLL loop (unity-gain / crossover) bandwidth

 $\omega_{c1}$  1<sup>st</sup> corner frequency of capacitance multiplier impedance  $\omega_{c2}$  2<sup>nd</sup> corner frequency of capacitance multiplier impedance  $\omega_{c3}$  3<sup>rd</sup> corner frequency of capacitance multiplier impedance

 $\omega_n$  natural frequency

 $\omega_{p1}$  1<sup>st</sup> pole-frequency of loop filter transimpedance  $\omega_{p2}$  2<sup>nd</sup> pole-frequency of loop filter transimpedance  $\omega_{p3}$  3<sup>rd</sup> pole-frequency of loop filter transimpedance

 $\omega_{ref}$  PLL reference angular frequency (at PFD)

 $\omega_z$  zero-frequency of loop filter

 $\omega_{1/f}$  corner angular frequency of 1/f noise

 $\Delta \omega_{1/f^3}$  corner angular frequency of oscillator  $1/f^3$  phase noise

```
Δω
                  angular frequency offset from carrier
                  PLL hold range
\Delta\omega_H
                  PLL lock range
\Delta\omega_{i}
                  PLL pull-in range
\Delta \omega_{P}
                  PLL pull-out range
\Delta\omega_{PO}
ø
                  phase
                  phase margin
\phi_m
Δφ
                 amplitude of phase modulation
\Delta \phi_{rms}
                 PLL output rms phase noise
θ
                  phase
                 phase error at PFD inputs
θ,
                  input phase (noise)
\theta_{in}
                 output phase (noise)
                  VCO phase noise
\theta_{vco}
                 random phase variation
ζ
                 damping factor
ε
                  normalized settling frequency error of PLL
£
                 phase noise in dBc/Hz
                 rms of cycle jitter
\sigma_{c}
                 rms of cycle-to-cycle jitter
\sigma_{cc}
τ
δ
                 impulse function (Dirac delta function)
                 periodic impulse function with period T
\delta_{\tau}
Г
                 ISF function
В
                 current ratio
                 1<sup>st</sup> capacitance of passive loop filter
C_1
                 2<sup>nd</sup> capacitance of passive loop filter
C_2
                 3<sup>rd</sup> capacitance of passive loop filter
C_3
                 1st parasitic capacitance of capacitance multiplier
C_{pl}
                 2<sup>nd</sup> parasitic capacitance of capacitance multiplier
C_{p2}
f
                 frequency in Hz
                 carrier frequency
f_0
f_{c}
                 PLL loop (unity-gain / crossover) bandwidth
f_{div}
                 loop divider output frequency
                 modulation frequency
f_m
```

$f_{ref}$	PLL reference frequency (at PFD)
$f_{vco}$	VCO frequency
$f_{RF}$	RF frequency (of mixer)
$f_{LO}$	local oscillator frequency
$\Delta f$	offset frequency from the carrier
$\Delta f_{1/f^3}$	corner frequency of oscillator $1/f^3$ phase noise
$\boldsymbol{F}$	active device noise factor
g	conductance, transconductance
G h	conductance, transconductance transfer function
n H	transfer function
$H_{cl}$	PLL closed-loop input-to-output phase (noise) transfer
ci	function
$H_{e}$	PLL input phase (noise) to PFD phase error transfer
	function
$H_{ol}$	PLL open-loop input-to-output phase (noise) transfer function
$H_{V_C}$	PLL input phase to LF output voltage transfer function
i v <sub>c</sub>	current
$i_{cp}$	charge-pump current noise
I I	current
_	in-phase signal
$I_c$	control current of CCO
$I_{cp}$	charge-pump current
$I_{cpi}$	charge-pump current of integration path
$I_{cpp}$	charge-pump current of proportional path
$I_{dn}$	charge-pump current for discharging the load capacitor
$I_p$	output current of LF's proportional path
$I_{up}$	charge-pump current for charging the load capacitor
$I_z$	output current of LF's integration path
j	integer number
k	binary integer input of DPA or digital SDM
•	Boltzmann constant
K	PLL loop gain
$K_{pd}$	PFD and charge-pump gain in A/rad
$K_{vco}$	VCO conversion gain in rad/s/V
$K_{cco}$	CCO conversion gain in rad/s/A

L	integer number (order of SDM)
	inductance
m M	integer number modulus of DPA or digital SDM
n	integer number
$n_Q$	output integer of digital SDM
N	number
$N_B$	(nominal) frequency divide ratio of loop divider integer part of fractional-N divide ratio
P	prescaler divide ratio
	power
$P_r$	PLL reference spur level in dBc
q	charge
Q	quadrature signal
	quality factor
0	quantization noise loaded quality factor
$Q_L$	
R	resistance auto-correlation function
$R_1$	1 <sup>st</sup> resistance of passive loop filter
$R_2$	2 <sup>nd</sup> resistance of passive loop filter
$R_{\varphi}$	auto-correlation function of random phase $\varphi$
S	power spectrum
$S_{\varphi}$	power spectral density of random phase variation
•	
$S_{V}$	power spectral density of signal $V(t)$
t t	time charge-pump turn-on time in locked state
$t_{on}$ $T$	time
I	temperature
$T_L$	PLL lock-in time (rough estimation)
$T_{P}$	PLL pull-in time
$T_{ref}$	period of PLL reference signal
$\Delta T_{abs}$	absolute jitter
$\Delta T_{cn}$	cycle-to-average jitter
$\Delta T_{ccn}$	cycle-to-cycle jitter
u	unit step function
ν	voltage
V	voltage

$V_c$	VCO control voltage, LF output voltage
$V_p$	output voltage of LF's proportional path
$V_z$	output voltage of LF's integration path
$v_{lf}$	loop filter output voltage noise
y	admittance
z	impedance
Z	impedance, transimpedance
$Z_{\kappa}$	loop filter transimpedance

# **Contents**

#### Preface

# List of Acronyms and Symbols

l	Introduction	1
	1.1 MOTIVATION	1
	1.2 SUMMARY OF BOOK	2
	1.3 BOOK ORGANIZATION	4
	REFERENCES	5
2	Frequency Synthesizer for Wireless Applications	7
	2.1 DEFINITION AND CHARACTERISTICS	7
	2.2 Phase noise and timing jitter	8
	2.2.1 Phase noise and spurious tone	8
	2.2.2 Timing jitter	
	2.3 IMPLEMENTATION OF FREQUENCY SYNTHESIZER	14
	2.3.1 Direct analog frequency synthesizer	14
	2.3.2 Direct digital frequency synthesizer	
	2.3.3 PLL-based frequency synthesizer	
	2.3.4 DLL-based frequency synthesizer	
	2.3.5 Hybrid frequency synthesizer	
	2.3.6 Summary and comparison of synthesizers	
	2.4 FREQUENCY SYNTHESIZER FOR WIRELESS TRANSCEIVERS	
	2.5 OTHER APPLICATIONS OF PLL AND FREQUENCY SYNTHESIZER	
	REFERENCES	26

3	PLL Freq	uency Synthesizer	31
		FREQUENCY SYNTHESIZER BASICS	31
	3.1.1	Basic building blocks of charge-pump PLL	31
	3.1.2	Continuous-time linear phase analysis	34
	3.1.3	Locking time	
	3.1.4	Tracking and acquisition	56
	3.2 FAST	T-LOCKING TECHNIQUES	58
	3.2.1	<i>5</i>	
		VCO pre-tuning	60
		CRETE-TIME ANALYSIS AND NONLINEAR MODELING	60
	3.3.1		
	3.3.2	Nonlinear dynamic behavior modeling	62
		IGN EXAMPLE: 2.4GHZ INTEGER-N PLL FOR BLUETOOTI	
	REFEREN	CES	65
4	ΣΔ Fraction	onal-N PLL Synthesizer	69
		RACTIONAL-N FREQUENCY SYNTHESIZER	69
	4.1.1	ΣΔ quantization noise to phase noise mapping	-
	4.1.2	$\Sigma\Delta$ quantization noise to timing jitter mapping	
		DMPARATIVE STUDY OF DIGITAL ΣΔ MODULATORS	73
	4.2.1		
		Four types of digital ΣΔ modulators	
	4.2.3	Summary of comparative study	, 7
	4.3 Отн	ER APPLICATIONS OF ΣΔ-PLL	90
	4.3.1	Direct digital modulation	
	4.3.2	Frequency-to-digital conversion	
		DELING AND SIMULATION OF ΣΔ-PLL	92
		IGN EXAMPLE: 900MHz ΣΔ-PLL FOR GSM	95
	REFERENCE		98
5	Enhanced	Phase Switching Prescaler	102
3		SCALER ARCHITECTURE	103
	5.1.1		103
	5.1.2		105
	5.1.3	Injection-locked prescaler	107
	5.1.4	Summary and comparison of prescalers	
		ANCED PHASE-SWITCHING PRESCALER	108
		CUIT DESIGN AND SIMULATION RESULTS	110
	5.3.1	Eight 45°-spaced phases generation	
	5.3.2	8-to-1 multiplexer	111
	5.3.3	Switching control circuit	112
	5.3.4	Asynchronous frequency divider	113
		AY BUDGET IN THE SWITCHING CONTROL LOOP	115

CMOS PLL Synthesizers:	Analysis	and Design
------------------------	----------	------------

	1	

	5.5 Spurs due to nonideal 45° phase spacing	117
	REFERENCES	123
6	Loop Filter With Capacitance Multiplier	127
	6.1 LOOP FILTER ARCHITECTURE	127
	6.1.1 Passive loop filter	
	6.1.2 Dual-path loop filter	
	6.1.3 Sample-reset loop filter	
	6.1.4 Other loop filter architectures	
	6.1.5 Summary and comparison of loop filters	137
	6.2 LOOP FILTER AND CHARGE-PUMP NOISE MAPPING	138
	6.3 LOOP FILTER WITH CAPACITANCE MULTIPLIER	141
	6.3.1 Third-order passive loop filter	
	6.3.2 Capacitance multiplier	
	6.3.3 Simulation of loop filter with capacitance multiplier	
	6.3.4 Noise consideration	148
	REFERENCES	149
7	Other Building Discharge DY I	
7	Other Building Blocks of PLL	151
	7.1 VCO 7.1.1 LC-VCO	151
	7.1.2 Varactor	
	7.1.3 Inductor	
	7.1.4 VCO phase noise	
	7.1.5 Layout	
	7.2 PHASE-FREQUENCY DETECTOR	162
	7.3 CHARGE-PUMP	164
	7.3.1 Reference spur	
	7.3.2 Charge pump architectures	
	7.4 PROGRAMMABLE DIVIDER	173
	7.5 DIGITAL ΣΔ MODULATOR	176
	7.6 CHIP LAYOUT	176
	REFERENCES	178
8	Prototype Measurement Results	183
Ů	8.1 PRESCALER MEASUREMENT	183
	8.2 LOOP FILTER MEASUREMENT	
	8.3 PLL MEASUREMENT	186
	REFERENCES	188
	NO DIVINO	194
9	Conclusions	195
Αı	ppendix	199
	ndex	213