Combinational Logic

HIGHER NATIONAL DIPLOMA

组合逻辑 【英】苏格兰学历管理委员会 (SQA)

Unit Student Guide

ELECTRONIC ENGINEERING

DG3C 34



中国时代经济出版社



Combinational Logic

HIGHER NATIONAL DIPLOMA

组合逻辑 【英】苏格兰学历管理委员会 (SQA)

Unit Student Guide

ELECTRONIC ENGINEERING

DG3C 34



▶ 中国时代经济出版社



著作权合同登记 图字: 01-2006-0409号

图书在版编目 (CIP) 数据

组合逻辑/英国苏格兰学历管理委员会著.-北京:中国时代经济出版社,2006.1

ISBN 7-80221-015-1

Ⅰ.组… Ⅱ.英… Ⅲ.组合逻辑-教材-英文 Ⅳ.0141.3

中国版本图书馆CIP数据核字 (2005) 第158582号

"First published by CMEPH"

"All Rights Reserved"

Combinational Logic

"Authorized Apograph/ Translation/Adaptation of the editions by the Scottish Qualifications Authority. All Intellectual Property Rights vest in the Scottish Qualifications Authority and no part of these "Works" may be reproduced in any form without the express written permission of Scottish Qualifications Authority"

		田	版者	中国时代经济出版社
		地	址	北京市东城区东四十条24号
	Í			青蓝大厦东办公区11层
		邮正	汷编码	100007
	苏	电	话	(010) 68320825 (发行部)
	格兰学历			(010) 88361317 (邮购)
4 9		传	真	(010) 68320634
组 合 逻	历 管	发	行	各地新华书店
逻 辑	星	印	刷	北京市优美印刷有限责任公司
14	理委员会著	一 开	本	787×1092 1/16
	会	版	次	2006年1月第1版
	著	ED	次	2006年1月第1次印刷
		ध्य	张	14
		定	价	65.00元
		书	뮥	ISBN 7-80221-015-1/G·015

版权所有 侵权必究

Contents

1	Introduction to the unit	1
	1.1 What this unit is about	1
	1.2 Outcomes	1
	1.3 Unit structure	2
	1.4 How to use these learning materials	2
	1.5 Symbols used in this unit	2
	1.6 Other resources required	5
	1.7 Assessment information	5
2	Section 1: Digital signals	7
	2.1 Introduction to this section	7
	2.2 Assessment information for this section	8
	2.3 Analogue and digital signals	8
	2.4 Recognising analogue and digital signals	12
	2.5 Summary of this section	15
3	Section 2: Number systems	17
	3.1 Introduction to this section	17
© (COLEG/SQA	•1•

	3.2 Assessment information for this section	18
	3.3 Number systems	19
	3.4 The decimal number system	21
	3.5 The binary number system	23
	3.6 The hexadecimal number system	26
	3.7 Binary arithmetic	36
	3.8 The two's complement arithmetic	38
	3.9 Summary of this section	46
4	Section 3: Logic gates	47
	4.1 Introduction to this section	47
	4.2 Assessment information for this section	48
	4.3 The NOT gate	49
	4.4 The AND gate	52
	4.5 The OR gate	56
	4.6 The EXCLUSIVE OR (EXOR) gate	59
	4.7 The NAND gate	63
	4.8 The NOR gate	66
	4.9 Summary of this section	70
5	Section 4: Arithmetic logic	71
	5.1 Introduction to this section	71
	5.2 Assessment information for this section	72
	5.3 Adder logic	73
	5.4 Development of adder logic	73

·2·

©COLEG/SQA

ina Modern Economic Publishing House	Combinational Logic Unit Student Guide
5.5 The half adder	75
5.6 The full adder	78
5.7 Development of the sum gate logic	78
5.8 Development of the carry gate logic	80
5.9 Summary of this section	84
Section 5: Combinational logic design	85
6.1 Introduction to this section	85
6.2 Assessment information for this section	87
6.3 Combinational logic circuits	88
6.4 Circuit simplification using Boolean algebra	95
6.5 Summary of this section	106
Section 6: Karnaugh maps	107
7.1 Introduction to this section	107
7.2 Assessment information for this section	108
7.3 The Karnaugh map	109
7.4 Islands, duals, quads and octals	122
7.5 The four-variable Karnaugh map	124
7.6 Other loops	130
7.7 Summary of this section	132
Section 7: Circuit implementation	133
8.1 Introduction to this section	133
	 5.5 The half adder 5.6 The full adder 5.7 Development of the sum gate logic 5.8 Development of the carry gate logic 5.9 Summary of this section Section 5: Combinational logic design 6.1 Introduction to this section 6.2 Assessment information for this section 6.3 Combinational logic circuits 6.4 Circuit simplification using Boolean algebra 6.5 Summary of this section 7.1 Introduction to this section 7.2 Assessment information for this section 7.3 The Karnaugh map 7.4 Islands, duals, quads and octals 7.5 The four-variable Karnaugh map 7.6 Other loops 7.7 Summary of this section

	8.2 Assessment information for this section	135
	8.3 Hazards	141
	8.4 Single logic implementation	150
	8.5 De Morgan's theorem	152
	8.6 Product of sum form	162
	8.7 Design choices	168
	8.8 Summary of this section	172
9	Section 8: Device characteristics	173
	9.1 Introduction to this section	173
	9.2 Assessment information for this section	175
	9.3 Characteristics of logic families	176
	9.4 TTL and CMOS compatability	182
	9.5 Data sheets	188
	9.6 Logic family electrical characteristics	189
	9.7 TTL-HCT pinout diagrams	190
	9.8 Summary of this section	192
10	Answers to SAQs and Activities	193
11	Glossary	207
12	Acknowledgements	215

1

Introduction to the unit

1.1 What this unit is about This unit **DG3C 34 Combinational Logic** develops an understanding of digital electronics. It starts by looking at the nature of analogue and digital signals then goes on to explore the number systems, arithmetic and logic gates commonly found in digital systems. Techniques are developed for designing, constructing, simulating and testing digital circuits.

1.2 Outcomes

There are four outcomes that this unit hopes to achieve. When you have completed it you should be able to:

- 1. Solve problems involving number systems and binary arithmetic.
- 2. Draw truth tables for common logic gates and derive combinational logic expressions.
- 3. Interpret TTL and CMOS data sheets and use these devices in digital systems.
- 4. Design and implement combinational circuits.

ø

Section number and title		Approximate study time	
1	Digital signals	0.5 hours	
2	Number systems	4.5 hours	
3	Logic gates	3 hours	
4	Arithmetic logic	3 hours	
5	Combinational logic	4 hours	
6	Karnaugh maps	5 hours	
7	Circuit implementation	12 hours	
8	Device characteristics	6 hours	

This unit contains the following study sections:

1.3 Unit structure

Work through each section in sequence. Look ahead to other sections if you need to.

1.4 How to use these learning materials

1.5 Symbols used in this unit These learning materials allow you to work on your own with tutor support. As you work through the course, you will encounter a series of symbols which indicate that something follows that you are expected to do. You will notice that as you work through the study sections you will be asked to undertake a series of self assessed questions (SAQs), activities and tutor assignments. An explanation of the symbols used to identify these is given on the next page. Self-Assessed Question



This symbol is used to indicate a self-assessed question (SAQ). They are used to check your understanding of the material that has already been covered in the sections.

This type of assessment is self contained; everything is provided within the section to enable you to check your understanding of the materials.

The process is simple:

- you are set SAQs throughout the study section
- you respond to these by writing either in the space provided in the assessment itself or in your notebook
- on completion of the SAQ you turn to the back of the section to compare the model SAQ answers to your own
- if you are not satisfied after checking your responses, turn to the appropriate part of the study section and go over the topic again

Remember that the answers to SAQs are contained within the study materials. You are not expected to guess at these answers.

Activity

This symbol indicates an activity, which is normally a task that should improve or consolidate your understanding of the subject in general or a particular feature of it.

The suggested responses to activities follow at the end of each section.

Remember that the SAQs and activities contained within your package are intended to allow you to check your understanding and monitor your own progress throughout the course. It goes without saying that the answers to these should only be checked after the SAQ or activity has been completed. If you refer to these answers before completing the activities, you cannot expect to obtain maximum benefit from your course.

Tutor assignment—formative assessment



This symbol means that a tutor assignment follows. These will be found at the end of each study section. The aim of the tutor assignment is to cover and/or

·4·

incorporate the main topics of the section and prepare you for the unit (summative) outcome assessment.

1.6 Other resources required Students will need access to some form of prototyping system such as a logic tutor or breadboard and power supply as well as TTL and CMOS integrated circuits for the NOT, AND, NAND, OR, NOR and EXOR gates. Logic simulation software is also required as well as a scientific calculator. Access to manufacturer's datasheets is also needed.

1.7 Assessment information

How you will be assessed

This unit will be assessed by a 1-hour written assessment covering all of Outcomes 1, 2 and 3. Outcome 4 will be assessed separately by a 1-hour circuit design and practical build exercise.

When and where you will be assessed

Assessment will take place at the end of the unit.

What you have to achieve

Refer to the individual sections.

Opportunities for reassessment

Normally, you will be given one attempt to pass an

assessment with one reassessment opportunity.

Your centre will also have a policy covering exceptional circumstances, for example if you have been ill for an extended period of time. Each case will be considered on an individual basis and is at your centre's discretion (usually via written application). They will decide whether or not to allow a third attempt. Please contact your tutor for details regarding how to apply.

2

Section 1: Digital signals

2.1 Introduction to this section

What this section is about

In this section you will be introduced to some basic ideas about the nature of analogue and digital signals.

Outcomes, aims and objectives

In this section you will learn to recognise analogue and digital signals, and understand the continuous and discrete nature of these signals.

Approximate study time

0.5 hour.

Other resources required

None.

2.2 Assessment information for this section

How you will be assessed

Assessment for this section will be covered by the by the 1-hour written unit assessment covering Outcomes 1, 2 and 3.

When and where you will be assessed

Assessment will take place under supervised exam conditions at the end of the unit.

What you have to achieve

For this section you will be expected to: state whether a given signal is digital or analogue.

Opportunities for reassessment

Reassessment will be possible at a time and place arranged by your centre.

2.3 Analogue and digital signals

In the world of electronics there are two types of circuit:

- analogue circuits
- digital circuits.

Analogue circuits process analogue signals and digital circuits process digital signals.

An analogue signal is a continuous unbroken signal, whereas a digital signal is discontinuous or discrete.



The analogue signal can be seen to be continuous, that is it changes from one value to the next without a break. There is a smooth transition between one level and another. The analogue signal can therefore take on any value between 0 and 10, for example 1.49, 7.3, etc.



The digital signal above is discontinuous, it is discrete, it has only two levels and there is an abrupt change between one level and the next. It can therefore take on only two values, 0 or 10.

With these two types of signal all physical processes can be described.

Nature of analogue and digital signals

The height of a column of mercury in a thermometer can be recorded and plotted on a graph as an analogue signal.



Analogue temperature signal

The analogue signal above shows the temperature in a building over the course of two days in midwinter, as recorded by the height of the thermometer.

The heating system in a building runs from 6.00 a.m. to 6.00 p.m. and the temperature change over the course of each day is recorded on the graph above. Starting with a low temperature in the morning at 6.00 a.m. the temperature rises progressively towards 20°C by around 8.00 a.m. in the morning. The temperature cycles about the set temperature until around 8.00 p.m. with a gradual decrease in temperature towards 0°C around 3.00 a.m. in the morning until the cycle starts again at 6.00 a.m. During this time the temperature can be any