


Encapsulation Technologies for Electronic Applications



Haleh Ardebili Michael G.Pecht TN6 A676

ENCAPSULATION TECHNOLOGIES FOR ELECTRONIC APPLICATIONS

Haleh Ardebili

Department of Mechanical Engineering, University of Houston, Houston, TX, USA

Michael G. Pecht

CALCE, University of Maryland College Park, MD 20742, USA







William Andrew is an imprint of Elsevier Linacre House, Jordan Hill, Oxford OX2 8DP, UK 30 Corporate Drive, Suite 400, Burlington, MA 01803, USA

First edition 2009

Copyright © 2009 Elsevier Inc. All rights reserved

No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means electronic, mechanical, photocopying, recording or otherwise without the prior written permission of the publisher

Permissions may be sought directly from Elsevier's Science & Technology Rights Department in Oxford, UK: phone (+44) (0) 1865 843830; fax (+44) (0) 1865 853333; email: permissions@elsevier.com. Alternatively visit the Science and Technology website at www.elsevierdirect.com/rights for further information

Notice

No responsibility is assumed by the publisher for any injury and/or damage to persons or property as a matter of products liability, negligence or otherwise, or from any use or operation of any methods, products, instructions or ideas contained in the material herein. Because of rapid advances in the medical sciences, in particular, independent verification of diagnoses and drug dosages should be made

British Library Cataloguing in Publication Data

A catalogue record for this book is available from the British Library

Library of Congress Cataloging-in-Publication Data

A catalog record for this book is available from the Library of Congress

ISBN: 978-0-8155-1576-0

For information on all William Andrew publications visit our website at elsevierdirect com

Printed and bound in United States of America

09 10 11 12 11 10 9 8 7 6 5 4 3 2 1

Working together to grow libraries in developing countries

www.elsevier.com | www.bookaid.org | www.sabre.org

ELSEVIER

BOOK AID

Sabre Foundation

The use of electronics has become intimately intertwined with human lives. From laptops and mobile phones to medical instruments and aircraft control units, electronic devices are used in most products today and in increasingly varying environments. The dominant trend is toward smaller, lighter, and faster electronic devices. Electronic packaging and plastic encapsulation play a significant role in this trend. With advances in electronic packaging including three-dimensional packaging (or die-stacking), wafer-level packaging, environmentally friendly or "green" encapsulant materials, and extreme high- and low-temperature electronics, a book on encapsulation technologies used in electronic applications has become essential.

This book describes the fundamentals of plastic encapsulation, discusses advances in encapsulation materials and technologies, and explores the intersection of emerging technologies such as nanotechnology and biotechnology with encapsulant materials. The main emphasis of this book is on the encapsulation of microelectronics; however, the encapsulation of connectors and transformers is also addressed.

The book is organized into eight chapters. Chapter 1 presents an overview of electronic packaging and encapsulation. Various types of plasticencapsulated microelectronics including 2D and 3D packages are discussed. Chapter 2 is devoted to plastic encapsulant materials, which are categorized according to encapsulation technology. A separate section is devoted to environmentally friendly or "green" encapsulant materials. Chapter 3 is focused on encapsulation process technologies including molding, glob-topping, potting, underfilling, and printing encapsulation. In this chapter, the encapsulation of wafer-level and 3D packages is also discussed. Chapter 4 discusses the characterization of encapsulant properties including manufacturing, hygro-thermomechanical, electrical, and thermal properties. Chapter 5 describes encapsulation defects and failures, while Chapter 6 presents defect and failure analysis techniques including both non-destructive and destructive tests. Chapter 7 is focused on qualification and quality assurance of encapsulated microelectronics. Both virtual and product qualification processes are discussed and accelerated tests and industry practices are presented.

xvi Preface

The final chapter, Chapter 8, explores trends in and challenges for electronics, packaging, and plastic encapsulation. Moore's law and "More than Moore" are presented. Evolution from integrated circuits to system-in-package and system-on-package is discussed. Extreme high- and low-temperature electronics are described. Furthermore, plastic encapsulation associated with microelectromechanical systems, nano-electronics and nanotechnology, bioelectronics and biosensors, and organic light emitting diodes and photovoltaics is discussed.

This book is most suitable for the professional engineer and material scientist interested in electronic packaging and plastic encapsulation. Entrepreneurs in the electronics industry can also benefit from this book. Additionally, this book can be used as a textbook in an elective course for senior undergraduates or first-year graduate students with a background in material science or electronics.

Acknowledgments

Many people have supported and contributed to this book. We would like to acknowledge the contributions of the following people: Luu T. Nguyen, Edward B. Hakim, Rakesh Agarwal, Ajay Arora, Vikram Chandra, Lloyd W. Condra, Abhijit Dasgupta, Gerard Durback, Rathindra N. Ghoshtagore, Qazi Ilyas, Lawrence W. Kessler, Pradeep Lall, Junhui Li, Anupam Malhotra, Steven R. Martell, Tsutomu Nishioka, Thomas E. Paquette, Ashok S. Prabhu, Dan Quearry, Janet E. Semmens, and Jack Stein. Also, we like to acknowledge the studies published in IEEE, ASME, and other journals that have become invaluable references for the discussions in this book.

We like to especially thank Dr. James J. Licari for his insightful and constructive review comments and suggestions throughout the development and writing of this book. We also would like to thank William Andrew Publishing (acquired by Elsevier). In particular we acknowledge the positive and consistent support of Martin Scrivener and Millicent Treloar. Furthermore, we would like to thank Elsevier (U.S.A.) and Exeter Premedia Services (India) for providing a smooth and positive transition during the publication process. We would like to thank the University of Houston's Department of Mechanical Engineering faculty, staff, and students, and in particular the department chair, Professor Mathew Franchek, for their support and encouragement. We would like to thank the members, faculty, staff, and students at CALCE, University of Maryland, College Park, for their contributions to research and education

Preface xvii

in the field of electronic packaging, which has benefited this book. Finally, we like to thank our family and friends for their support during this time-intensive endeavor.

Haleh Ardebili

Department of Mechanical Engineering University of Houston Houston, TX, USA

Michael G. Pecht

CALCE (Center for Advanced Life Cycle Engineering)
University of Maryland
College Park, MD, USA

March 2009

Contents

Pr	Preface				
1	Intro	duction	Í		1
	1.1	Histor	ical Overv	iew	2
	1.2	Electro	onic Packa	ging	7
	1.3			croelectronic Packages	11
		1.3.1	2D Pack		12
			1.3.1.1		12
			1.3.1.2		14
			1.3.1.3		17
			1.3.1.4	Multi-Chip Module Packages	18
		1.3.2	3D Pack		19
			1.3.2.1		20
			1.3.2.2	2	29
			1.3.2.3	\mathcal{E}	31
	1.4	Herme	etic Packag	es	31
		1.4.1	Metal Pa	8	33
		1.4.2		Packages	33
	1.5	Encaps			34
		1.5.1		Molding Compounds	34
	SSN NOS	1.5.2		astic Encapsulation Methods	35
	1.6		versus He	ermetic Packages	36
		1.6.1	Size and		36
		1.6.2		ance	37
		1.6.3	Cost		37
		1.6.4			38
		1.6.5		×.	40
	1.7	1.6.6	Availabi	lity	42
	1.7	Summ	ary		42
	Refer	ences			43
2	Plast	ic Encap	sulant M	aterials	47
	2.1	Chemi	stry Overv	iew	47
		2.1.1	Epoxies		49
		2.1.2	Silicones	S	52

viii Contents

	2.1.3	Polyurethanes		52	
	2.1.4	Phenolics		54	
2.2	Moldin	g Compounds		56	
	2.2.1	Resins		57	
	2.2.2	Curing Agents	s or Hardeners	60	
	2.2.3	Accelerators		66	
	2.2.4	Fillers		66	
	2.2.5	Coupling Age	nts	73	
	2.2.6	Stress-Relief	Additives	73	
	2.2.7	Flame Retarda		76	
	2.2.8	Mold-Release	Agents	77	
	2.2.9	Ion-Trapping		78	
	2.2.10	Coloring Age		78	
	2.2.11		tions and Manufacturers of		
		Encapsulant N		79	
	2.2.12		erties of Commercially		
			lding Compounds	81	
		2.2.12.1 Nitte		82	
			itomo Bakelite	82	
		2.2.12.3 Plas		82	
	2.2.13	Materials Dev		86	
2.3		p Encapsulants		89	
2.4	Potting	and Casting En	capsulants	90	
	2.4.1	Dow Corning	Materials	90	
	2.4.2	General Electr	ric Materials	91	
2.5	Underfi	ll Encapsulants		95	
2.6	Printing	Encapsulants		101	
2.7	Environmentally Friendly or "Green" Encapsulants				
	2.7.1	Toxic Flame R		102	
	2.7.2	Green Encapsi	alant Material Development	107	
			n Materials with		
		Non-	-Halogenated Flame Retardants	111	
			n Materials without Flame		
		Reta	rdants	116	
2.8	Summa	y		122	
Refer	References				

CONTENTS ix

3	Enca	psulatio	n Process Technology	129
	3.1	Moldin	ng Technology	129
		3.1.1	Transfer Molding	129
			3.1.1.1 Molding Equipment	131
			3.1.1.2 Transfer Molding Process	136
			3.1.1.3 Molding Simulation	141
		3.1.2	Injection Molding	143
		3.1.3	Reaction-Injection Molding	144
		3.1.4	Compression Molding	145
		3.1.5		146
	3.2		Copping Technology	147
	3.3	Potting	and Casting Technology	151
		3.3.1	One-Part Encapsulants	152
		3.3.2	Two-Part Encapsulants	153
	3.4	Underf	illing Technology	154
		3.4.1	Conventional Flow Underfill	155
		3.4.2	No-flow Underfill	157
	3.5	Printin	g Encapsulation Technology	157
	3.6	Encaps	sulation of 2D Wafer-Level Packages	159
	3.7	Encaps	sulation of 3D Packages	161
	3.8	Cleanir	ng and Surface Preparation	169
		3.8.1	Plasma Cleaning	169
		3.8.2	Deflashing	173
	3.9	Summa	ary	175
	Refe	rences		176
4	Chai	racteriza	tion of Encapsulant Properties	181
	4.1	Manufa	acturing Properties	181
		4.1.1	Spiral Flow Length	181
		4.1.2	Gelation Time	183
		4.1.3	Bleed and Flash	184
		4.1.4	Rheological Compatibility	184
		4.1.5	Polymerization Rate	185
		4.1.6	Curing Time and Temperature	187
		4.1.7	Hot Hardness	188
		4.1.8	Post-cure Time and Temperature	189
	4.2	Hygro-	thermomechanical Properties	189
		4.2.1	Coefficient of Thermal Expansion	
			and Glass Transition Temperature	189

x Contents

		4.2.2	Thermal Conductivity	193
		4.2.3	Flexural Strength and Modulus	197
		4.2.4	Tensile Strength, Elastic and Shear Modulus,	
			and %Elongation	198
		4.2.5	Adhesion Strength	200
		4.2.6	Moisture Content and Diffusion Coefficient	203
			4.2.6.1 Fickian Diffusion	204
			4.2.6.2 Non-Fickian Diffusion	206
		4.2.7	Coefficient of Hygroscopic Expansion	208
		4.2.8	Gas Permeability	211
		4.2.9	Outgassing	212
	4.3	Electri	cal Properties	214
	4.4	Chemi	cal Properties	216
		4.4.1	Ionic Impurity (Contamination Level)	216
		4.4.2	Ion Diffusion Coefficient	217
		4.4.3	Flammability and Oxygen Index	218
	4.5	Summa	ary	218
	Refe	rences		220
5	Enca	nsulatio	n Defects and Failures	225
	5.1	•	lew of Package Defects and Failures	225
	5.1	5.1.1		225
		5.1.1	Package Defects Package Failures	226
		5.1.2	Classification of Failure Mechanisms	228
		5.1.3	Contributing Factors	235
	5.2		sulation Defects	236
	3.2	_		236
		5.2.1	Wire Sweep	241
		5.2.2 5.2.3	Paddle Shift	241
		5.2.3	Warpage Die Cracking	242
		5.2.5	Delamination	246
		5.2.6	Voids	247
		5.2.7	Non-uniform Encapsulation	249
		5.2.8	Flash	250
		5.2.9	Foreign Particles	250
		5.2.9	6	250
	5.3		sulation Failures	251
	5.5	5.3.1	Delamination	251
			Vapor-Induced Cracking (Popcorning)	251
		5.3.2	vapor-muuceu Cracking (Popcorning)	230

CONTENTS xi

		5.3.3	Brittle I	Fracture	262
		5.3.4	Ductile	Fracture	265
		5.3.5	Fatigue	Fracture	266
	5.4	Failure	e Accelera	tors	268
		5.4.1	Moistur	re	268
		5.4.2	Temper	ature	272
		5.4.3	Exposu	re to Contaminants and Solvents	273
		5.4.4		l Stresses	274
		5.4.5		Environmental Stress	275
		5.4.6		cturing and Assembly Loads	276
		5.4.7		ed Load–Stress Conditions	276
	5.5	Summ	ary		276
	Refe	rences			277
6	Defe	ct and F	ailure An	alysis Techniques for	
			d Microel		287
	6.1	_		and Failure Analysis Procedures	287
		6.1.1		al Testing	288
		6.1.2		structive Evaluation	288
		6.1.3		tive Evaluation	289
			6.1.3.1	Analytical Testing of the	20)
				Encapsulant Material	289
			6.1.3.2	Decapsulation (Removal of the	
				Encapsulant)	290
			6.1.3.3	Internal Examination	296
			6.1.3.4	Selective Layer Removal	297
			6.1.3.5	Locating the Failure Site and	
				Identifying the Failure Mechanism	297
	00000		6.1.3.6	Simulation Testing	297
	6.2		l Microsco		298
	6.3	Scanni	ng Acoust	ic Microscopy	301
		6.3.1	Imaging	Modes	302
		6.3.2	C-Mode	Scanning Acoustic Microscope	302
		6.3.3	Scannin	g Laser Acoustic Microscope	310
		6.3.4	Case Stu		312
			6.3.4.1	C-mode Imaging of Delaminations	
				in a 40-Pin PDIP	312
			6.3.4.2	Rapid Screening for Defects Using	
				THRU-Scan TM Imaging	313

xii Contents

			6.3.4.3	Analysis of Plastic-Encapsulated	
				Devices Using Q-BAM TM and	
				TOF Imaging	317
			6.3.4.4	Production Rate Screening Using	01,
			0.01.11	Tray-Scan Imaging	318
			6.3.4.5	Molding Compound Characterization	319
	6.4	X-ray	Microscop		321
		6.4.1	X-ray G	eneration and Absorption	322
		6.4.2		ontact Microscope	325
		6.4.3	X-ray Pr	rojection Microscope	327
		6.4.4	High-Re	solution Scanning X-ray	
			Diffracti	on Microscope	328
		6.4.5		dy: Encapsulation in	
				Encapsulated Devices	329
	6.5	X-ray	Fluorescen	ice Spectroscopy	331
	6.6	Electro	on Microsc	ору	332
		6.6.1	Electron	-Specimen Interaction	333
		6.6.2	Scanning	g Electron Microscopy	335
		6.6.3		mental Scanning Electron	
				opy (ESEM)	337
		6.6.4		ssion Electron Microscopy	339
	6.7		c Force Mi		342
	6.8	Infrare	d Microsco	ору	342
	6.9	Selecti	on of Failu	re Analysis Techniques	344
	6.10	Summ	ary		348
	Refer	ences			349
7	Quali	ification	and Qual	ity Assurance	351
	7.1	A Brie	f History o	of Qualification and	
		Reliab	ility Assess	sment	352
	7.2	Qualifi	cation Pro	cess Overview	356
	7.3		Qualificat		361
		7.3.1	Life-Cyc	ele Loads	363
		7.3.2		Characteristics	366
		7.3.3		ion Requirements	367
		7.3.4		ty Prediction using PoF Approach	367
		7.3.5		Modes, Mechanisms, and	
			Effects A	Analysis (FMMEA)	369

CONTENTS	xiii

	7.4	Produ	ct Qualification	371
		7.4.1	Strength Limits and	
			Highly Accelerated Life Test	372
		7.4.2	Qualification Requirements	374
		7.4.3	Qualification Test Planning	377
		7.4.4	Modeling and Validation	378
		7.4.5	Accelerated Testing	378
		7.4.6	Reliability Assessment	382
	7.5	Qualif	fication Accelerated Tests	383
		7.5.1	Steady-State Temperature Test	384
		7.5.2	Thermal Cycling Test	385
		7.5.3	Tests That Include Humidity	386
		7.5.4	Solvent Resistance Test	390
		7.5.5	Salt Atmosphere Test	391
		7.5.6	Flammability and Oxygen Index Test	391
		7.5.7	Solderability	391
		7.5.8	Radiation Hardness	392
	7.6	Industr	ry Practices	392
	7.7	Quality	y Assurance	394
		7.7.1	Screening Overview	399
		7.7.2	Stress Screening and Burn-In	400
		7.7.3	Screen Selection	401
			7.7.3.1 Screen Stress Levels	402
			7.7.3.2 Screen Duration	405
		7.7.4	Root-Cause Analysis	406
		7.7.5		407
		7.7.6	Statistical Process Control	408
	7.8	Summ	ary	410
	Refer	ences		411
8	Trend	ls and (Challenges	417
	8.1		5	417
			electronic Device Structure and Packaging	417
	8.2		ne High- and Low-Temperature Electronics	431
		8.2.1	High Temperatures	431
	0.6	8.2.2	Low Temperatures	433
	8.3		ing Technologies	434
		8.3.1	Microelectromechanical Systems	435
		8.3.2	Bioelectronics, Biosensors,	
			and Bio-MEMS	440

		8.3.3 8.3.4	Nanotechnology and Nanoelectronics Organic Light-Emitting Diodes,	445
			Photovoltaics, and Optoelectronics	449
	8.4	Summ	ary	453
	Refer	rences		455
Ind	dex			459

1 Introduction

Electronics are used in a wide range of applications including computing, communications, biomedical, automotive, military, and aerospace. They must operate in varying temperature and humidity environments ranging from indoor controlled conditions to outdoor climate changes. Exposure to moisture, ionic contaminants, heat, radiation, and mechanical stresses can be highly detrimental to electronic devices and may lead to device failures. Therefore, it is essential that the electronic devices be packaged for protection from their intended environment, as well as to provide handling, assembly, and electrical and thermal considerations.

Electronic packaging may involve either hermetic (ceramic or metallic) packaging or non-hermetic (plastic) encapsulation. Currently, more than 99% of microelectronic devices are plastic encapsulated. Improvements in encapsulant materials and cost incentives have stretched the application boundaries for plastic electronic packages. Many electronic applications that traditionally used hermetic packages such as military are now using commercial off-the-shelf (COTS) plastic packages. Plastic encapsulation has the advantages of low cost, availability, and manufacturability.

Much of the focus is aimed at the research and development of new and improved encapsulants. With recent trends in environmental awareness, new environmentally friendly or "green" encapsulant materials (i.e., without brominated additives) have emerged. Plastic packages are also being considered for use in extreme high and low temperature electronics. 3D packaging and wafer-level packaging require unique encapsulation techniques. Encapsulants also play a role in emerging technologies. Modified existing or newly developed encapsulant materials are being developed for microelectromechanical systems (MEMS), bio-MEMS, bioelectronics, nanoelectronics, solar modules, and organic light-emitting diodes. Nanocomposite encapsulants with improved material properties are also being explored.

In this chapter, a historical overview of encapsulation is provided. Electronic packaging including package levels, encapsulated microelectronic devices, hermetic packages, and encapsulation methods and materials are discussed. Microelectronic packages including both 2D and 3D packages are described. Finally, a comparison of hermetic versus plastic packages is presented.

1.1 Historical Overview

Electronic devices have been packaged in a variety of ways. Among the first package types was a preformed package made of Kovar (an alloy of nickel, cobalt, manganese, and iron). Kovar, a trade name of Westinghouse Electric and Manufacturing Company, and invented by Howard Scott in 1936 [1], has the advantage of a coefficient of thermal expansion (CTE) similar to that of glass. It is a suitable choice for sealing to glass because of lower CTE mismatch stresses.

One of the early transistor packages is shown in Fig. 1.1 [2]. In this package, the emitter, collector, and base connector leads were inserted




Figure 1.1 Kovar transistor package: (a) top view; (b) side view [2].

1: Introduction 3

through a glass bushing positioned in a Kovar ring or cylindrical housing. The bushing was made of a suitable electrical insulating and moisture impervious (hermetic) glass material. The transistor device was then bonded to the base lead and interconnected to the emitter and collector leads using wires. The Kovar disc covers were later hermetically sealed by welding. Ceramic packages, similar in construction to the Kovar casing, appeared later as less expensive alternatives.

The first plastic-encapsulated packages appeared on the market in the early 1950s. By the early 1960s, plastic encapsulation emerged as an inexpensive, simple alternative to both ceramic and metal encasings, and during the 1970s, virtually all high-volume integrated circuits (ICs) were encapsulated in plastic. By 1993, plastic-encapsulated microelectronics accounted for over 97% of the worldwide microcircuit production.

Most early microelectronic devices were compression molded where the molding compound is heated and compressed inside the mold. Potting soon emerged as a suitable alternative. Potting involved positioning the electrical circuit in a container and pouring the liquid encapsulant into the cavity. Figure 1.2 shows a typical transistor encapsulated using the "can and header" method [3]. The transistor chip was soldered to a carrier which was then attached to the header assembly. The header assembly consisted of three parallel conductive lead-posts sealed into a button-like header made of pre-molded plastic encapsulant material such as a phenolic. The header served as a support for maintaining the relative positioning of the




Figure 1.2 "Can and header" transistor package [3].

此为试读,需要完整PDF请访问: www.ertongbook.com