


COMPUTER ORGANIZATION AND DESIGN

THE HARDWARE/SOFTWARE INTERFACE



DAVID A. PATTERSON JOHN L. HENNESSY



Senior Editor

Publishing Services Manager Editorial Assistant

Cover Design Cover and Chapter Illustration

Text Design

Composition Technical Illustration

Copyeditor Proofreader Indexer

Interior printer Cover printer

Denise E. M. Penrose

Simon Crump Summer Block Ross Caron Design

Chris Asimoudis GGS Book Services

Nancy Logan and Dartmouth Publishing, Inc.

Dartmouth Publishing, Inc.

Ken DellaPenta Jacqui Brownstein Linda Buskus

Courier Courier

Morgan Kaufmann Publishers is an imprint of Elsevier. 500 Sansome Street, Suite 400, San Francisco, CA 94111

This book is printed on acid-free paper.

© 2005 by Elsevier Inc. All rights reserved.

Designations used by companies to distinguish their products are often claimed as trademarks or registered trademarks. In all instances in which Morgan Kaufmann Publishers is aware of a claim, the product names appear in initial capital or all capital letters. Readers, however, should contact the appropriate companies for more complete information regarding trademarks and registration.

No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means—electronic, mechanical, photocopying, scanning, or otherwise—without prior written permission of the publisher.

Permissions may be sought directly from Elsevier's Science & Technology Rights Department in Oxford, UK: phone: (+44) 1865 843830, fax: (+44) 1865 853333, e-mail: permissions@elsevier.com.uk. You may also complete your request on-line via the Elsevier homepage (http://elsevier.com) by selecting "Customer Support" and then "Obtaining Permissions."

Library of Congress Cataloging-in-Publication Data Application submitted

ISBN: 1-55860-604-1

For information on all Morgan Kaufmann publications, visit our Web site at www.mkp.com.

Printed in the United States of America 04 05 06 07 08 5 4 3 2 1

MIPS Reference Data



CORE INSTRUCTION	ON SE	Т			
	MNE-				OPCODE/
	MON-				FUNCT
NAME	IC	MAT		(1)	(Hex) 0/20 _{hex}
Add	add	R		(1)	
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm (1)		8 _{hex}
Add Imm. Unsigned	addiu	I	-[-]	(2)	9 _{hex}
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 _{hex}
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{hex}
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c _{hex}
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}
Branch On Not Equa	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}
Jump	j	J	PC=JumpAddr	(5)	2 _{hex}
Jump And Link	jal	J	R[31]=PC+4;PC=JumpAddr	(5)	3 _{hex}
Jump Register	jr	R	PC=R[rs]		0 / 08 _{hex}
Load Byte Unsigned	lbu	Ι	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	0 / 24 _{hex}
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	0 / 25 _{hex}
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f _{hex}
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	0 / 23 _{hex}
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 _{hex}
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		0 / 25 _{hex}
Or Immediate	ori	I	R[rt] = R[rs] ZeroExtImm	(3)	d _{hex}
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2a _{hex}
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2)	a _{hex}
Set Less Than Imm. Unsigned	sltiu	ıI	R[rt] = (R[rs] < SignExtImm) ? 1:0 (2)(6)	b _{hex}
Set Less Than Unsigned	sltu	R	$R[rd] = (R[rs] \le R[rt]) ? 1 : 0$	(6)	0 / 2b _{hex}
Shift Left Logical	sll	R	$R[rd] = R[rs] \ll shamt$		0 / 00 _{hex}
Shift Right Logical	srl	R	R[rd] = R[rs] >> shamt		0 / 02 _{hex}
Store Byte	sb	Ι	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 _{hex}
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 _{hex}
Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]	(2)	2b _{hex}
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 _{hex}
30.000			use overflow exception		
		THE RESERVE TO SERVE		4.0	V

(2) SignExtImm = { 16{immediate[15]}, immediate } (3) ZeroExtImm = { 16{1b'0}, immediate }

(4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 } (5) JumpAddr = { PC[31:28], address, 2'b0 }

(6) Operands considered unsigned numbers (vs. 2 s comp.)

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31 26	25 21	20 16	15 11	10 6	5 0
I	opcode	rs	rt		immediate	
	31 26	25 21	20 16	15		0
J	opcode			address		
	31 26	25				0

ARITHMETIC COF	RE INS	STRU	CTION SET (2)	OPCODE/
	MNE-			FMT / FT/
	MON-	FOR-		FUNCT
NAME	IC	MAT		(Hex)
Branch On FP True	bc1t	FI	if(FPcond)PC=PC+4+BranchAddr (4)	
Branch On FP False	bclf	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add Double	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[ft],F[ft+1]}$	11/11//0
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10//y
FP Compare Double	c.x.d*	FR	FPcond = $({F[fs],F[fs+1]}) op$ ${F[ft],F[ft+1]})?1:0$	11/11//y
* (x is eq, 1t, o	rle) (op is	==, <, or <=) (y is 32, 3c, or 3e)	
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide Double	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[ft],F[ft+1]}$	11/11//3
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply Double	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} * {F[ft],F[ft+1]}$	11/11//2
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract Double	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} - {F[ft],F[ft+1]}$	11/11//1
Load FP Single	lwc1	I	F[rt]=M[R[rs]+SignExtImm] (2)) 31//
Load FP Double	ldcl	I	F[rt]=M[R[rs]+SignExtImm]; (2) F[rt+1]=M[R[rs]+SignExtImm+4]	33//
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0 ///12
Move From Control	mfc0	R	R[rd] = CR[rs]	16 /0//0
		7000	(0/ / /10

FLOATING POINT INSTRUCTION FORMATS

swcl

sdc1

FR	opcode	fmt		ft	fs	fe	1	funct
	31 2	26 25	21 20		16 15	11 10	6.5	0
FI	opcode	fmt		ft		imm	ediate	
	31	26 25	21 20		16 15			0

M[R[rs]+SignExtImm] = F[rt]

M[R[rs]+SignExtImm] = F[rt];

M[R[rs]+SignExtImm+4] = F[rt+1]

mult $R \{Hi,Lo\} = R[rs] * R[rt]$

Multiply Unsigned multu R {Hi,Lo} = R[rs] * R[rt]

0/--/--/18

(6) 0/--/--/19

(2) 39/--/--

(2) 3d/--/--

PSEUDO INSTRUCTION SET

Store FP Single

Store FP

Double

MNEMONIC	OPERATION
blt	if(R[rs] < R[rt]) PC = Label
bgt .	if(R[rs]>R[rt]) PC = Label
ble	$if(R[rs] \le R[rt]) PC = Label$
l bge	if(R[rs] >= R[rt]) PC = Label
li .	R[rd] = immediate
move	R[rd] = R[rs]
	blt bgt . ble l bge li

REGISTER NAME NUMBER LISE CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

OPCOL	DES, BAS	E CONVER	RSION,	ASCII :	SYME	OLS		0	
	(1) MIPS	(2) MIPS				ASCII	D .	Hexa-	ASCII
opcode	funct	funct	Binary	Deci-	deci-	Char-	Deci-	deci-	Char-
(31:26)	(5:0)	(5:0)		mal	mal	acter	mal	mal	acter
(1)	sll	add.f	00 0000	0	0	NUL	64	40	(a)
		sub.f	00 0001	1	1	SOH	65	41	A
j	srl	mul.f	00 0010		2	STX	66	42	В
jal	sra	div.f	00 0011	3	3	ETX	67	43	C
beg	sllv	sqrt.f	00 0100		4	EOT	68	44	D
bne		abs.f	00 0101	5	5	ENQ	69	45	E
blez	srlv	mov.f	00 0110	6	6	ACK	70	46	F
bgtz	srav	neg.f	00 0111	7	7	BEL	71	47	G
addi	jr	9.9	00 1000	8	8	BS	72	48	H
addiu	jalr		00 1001	9	9	HT	73	49	I
slti	movz		00 1010	10	a	LF	74	49 4a	J
sltiu	movn		00 1010	11	b	VT	75	4a 4b	K
andi	syscall	round.w.f	00 1011	12	C	FF	76	4c	L
ori	break	trunc.w.f	00 1101	13	d	CR		4d	M
xori	DICAR	ceil.w.f	00 1110	14	e	SO	77 78	4u 4e	
lui	sync	floor.w.f	00 1111	15	f	SI	79		N
IUI	mfhi	11001.w.j	01 0000	16				4f	0
(2)	mthi		01 0000	17	10	DLE DC1	80	50 51	P
(2)	mflo	movz.f	01 0001	18	12		81		Q
	mtlo	movz.j	01 0010	19	13	DC2 DC3	82 83	52	R
	mero	movii.j	01 0100	20	14	DC3	84	53	S
			01 0100	21					T
			01 0110	22	15 16	NAK SYN	85	55	U
			01 0111	23	17		86	56	V
	mult		01 1000	24	18	ETB	87	57	W
	multu			25		CAN	88	58	X
	div		01 1001		19	EM	89	59	Y
	divu		01 1010	26	la	SUB	90	5a	Z
	aivu		01 1011	27	1b	ESC	91	5b	[
			01 1100	28	lc	FS	92	5c	1
			01 1101	29	1d	GS	93	5d]
			01 1110	30	le	RS	94	5e	^
2.1			01 1111	31	1f	US	95	5f	-
1b	add	cvt.s.f	10 0000	32	20	Space	96	60	
lh	addu	cvt.d.f	10 0001	33	21	!	97	61	a
lwl	sub		10 0010	34	22		98	62	b
lw	subu		10 0011	35	23	#	99	63	c
lbu	and	cvt.w.f	10 0100	36	24	\$	100	64	d
lhu	or		10 0101	37	25	%	101	65	e
lwr	xor		10 0110	38	26	&	102	66	f
,	nor		10 0111	39	27		103	67	g
sb			10 1000	40	28		104	68	h
sh			10 1001	41	29)	105	69	i
swl	slt		10 1010	42	2a	*	106	6a	j
SW	sltu		10 1011	43	2b	+	107	6b	k
			10 1100	44	2c	,	108	6c	1
			10 1101	45	2d	-	109	6d	m
swr			10 1110	46	2e		110	6e	n
cache			10 1111	47	2f	1	111	6f	0
11	tge	c.f.f	11 0000	48	30	0	112	70	p
lwcl	tgeu		11 0001	49	31	1	113	71	q
lwc2	tlt		11 0010	50	32	2	114	72	r
pref	tltu	c.ueq.f	11 0011	51	33	3	115	73	S
	teq		11 0100	52	34	4	116	74	t
ldcl			11 0101	53	35	5	117	75	u
ldc2	tne		11 0110	54	36	6	118	76	V
		c.ule.f	11 0111	55	37	7	119	77	W
sc			11 1000	56	38	8	120	78	X
swc1			11 1001	57	39	9	121	79	y
swc2			11 1010	58	3a		122	7a	Z
		c.ngl.f	11 1011	59	3b	;	123	7b	{
				2.0	2	<	124	7	
			11 1100	60	3c		124	7c	SOLD TRANSPORT
sdc1		c.lt.f	11 1100 11 1101	60	3c 3d	=	124	7d	}
sdc1 sdc2		c.lt.f c.nge.f				12 3 K 10 10 10			} ~
		c.lt.f c.nge.f c.le.f	11 1101	61	3d	=	125	7d) DEL

OPCODES BASE CONVERSION ASCIL CYMPOLO

IEEE 754 FLOATING POINT STANDARD

(3)


 $(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127,

IEEE Single Precision and Double Precision For

Double Precision Bias = 1023.

IEEE 754 Symbols Exponent Fraction Object ± () 0 **≠**0 ± Denorm 1 to MAX - 1 anything ± Fl. Pt. Num. ±∞ MAX **≠**0 SPMAY 255 D P MAX = 2047

10 1	recision i ormats.	5.1. WILL 255, D.I. WILL
S	Exponent	Fraction
31	30 23 22	0
S	Exponent	Fraction
63	62 52 51	0




DATA ALIGNMENT

			Doub	ole Word	d					
	Wo	ord			V	ord				
Half'	alf Word Half Word		Word Half Word Half Wor			Word	d Half Word			
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte			

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

EXCEPTION CODES

Num ber	Name	Cause of Exception	Num ber	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Вр	Breakpoint Exception
4	AdE L	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

SIZE PREFIXES (10x for Disk, Communication: 2x for Memory)

	PRE-		PRE-		PRE-		PRE-
SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX
$10^3, 2^{10}$	Kilo-	$10^{15}, 2^{50}$	Peta-	10-3	milli-	10-15	femto-
$10^6, 2^{20}$	Mega-	$10^{18}, 2^{60}$	Exa-	10-6	micro-	10-18	atto-
$10^9, 2^{30}$	Giga-	$10^{21}, 2^{70}$	Zetta-	10-9	nano-	10-21	zepto-
$0^{12}, 2^{40}$		10 ²⁴ , 2 ⁸⁰	Yotta-	10-12	pico-	10-24	yocto- for mici

⁽²⁾ opcode(31:26) == $17_{\text{ten}} (11_{\text{hex}})$; if fmt(25:21)== $16_{\text{ten}} (10_{\text{hex}}) f = s$ (single); if $fmt(25:21) = 17_{ten} (11_{hex}) f = d (double)$

THIRD EDITION

Computer Organization Design

THE HARDWARE/SOFTWARE INTERFACE

此为试读,需要完整PDF请访问: www.ertongbook.com

ACKNOWLEDGEMENTS

Figures 1.9, 1.15 Courtesy of Intel.

Figure 1.11 Courtesy of Storage Technology Corp.

Figures 1.7.1, 1.7.2, 6.13.2 Courtesy of the Charles Babbage Institute, University of Minnesota Libraries, Minneapolis.

Figures 1.7.3, 6.13.1, 6.13.3, 7.9.3, 8.11.2 Courtesy of IBM.

Figure 1.7.4 Courtesy of Cray Inc.

Figure 1.7.5 Courtesy of Apple Computer, Inc.

Figure 1.7.6 Courtesy of the Computer History Museum.

Figure 7.33 Courtesy of AMD.

Figures 7.9.1, 7.9.2 Courtesy of Museum of Science, Boston.

Figure 7.9.4 Courtesy of MIPS Technologies, Inc.

Figure 8.3 @Peg Skorpinski.

Figure 8.11.1 Courtesy of the Computer Museum of America.

Figure 8.11.3 Courtesy of the Commercial Computing Museum.

Figures 9.11.2, 9.11.3 Courtesy of NASA Ames Research Center.

Figure 9.11.4 Courtesy of Lawrence Livermore National Laboratory.

Computers in the Real World:

Photo of "A Laotian villager," courtesy of David Sanger.

Photo of an "Indian villager," property of Encore Software, Ltd., India.

Photos of "Block and students" and "a pop-up archival satellite tag," courtesy of Professor Barbara Block. Photos by Scott Taylor.

Photos of "Professor Dawson and student" and "the Mica micromote," courtesy of AP/World Wide Photos.

Photos of "images of pottery fragments" and "a computer reconstruction," courtesy of Andrew Willis and David B. Cooper, Brown University, Division of Engineering.

Photo of "the Eurostar TGV train," by Jos van der Kolk.

Photo of "the interior of a Eurostar TGV cab," by Andy Veitch.

Photo of "firefighter Ken Whitten," courtesy of World Economic Forum.

Graphic of an "artificial retina," © The San Francisco Chronicle. Reprinted by permission.

Image of "A laser scan of Michelangelo's statue of David," courtesy of Marc Levoy and Dr. Franca Falletti, director of the Galleria dell'Accademia, Italy.

"An image from the Sistine Chapel," courtesy of Luca Pezzati. IR image recorded using the scanner for IR reflectography of the INOA (National Institute for Applied Optics, http://arte.ino.it) at the Opificio delle Pietre Dure in Florence.

Preface

The most beautiful thing we can experience is the mysterious. It is the source of all true art and science.

Albert Einstein, What I Believe, 1930

About This Book

We believe that learning in computer science and engineering should reflect the current state of the field, as well as introduce the principles that are shaping computing. We also feel that readers in every specialty of computing need to appreciate the organizational paradigms that determine the capabilities, performance, and, ultimately, the success of computer systems.

Modern computer technology requires professionals of every computing specialty to understand both hardware and software. The interaction between hardware and software at a variety of levels also offers a framework for understanding the fundamentals of computing. Whether your primary interest is hardware or software, computer science or electrical engineering, the central ideas in computer organization and design are the same. Thus, our emphasis in this book is to show the relationship between hardware and software and to focus on the concepts that are the basis for current computers.

The audience for this book includes those with little experience in assembly language or logic design who need to understand basic computer organization as well as readers with backgrounds in assembly language and/or logic design who want to learn how to design a computer or understand how a system works and why it performs as it does.

About the Other Book

Some readers may be familiar with *Computer Architecture: A Quantitative Approach*, popularly known as Hennessy and Patterson. (This book in turn is called Patterson and Hennessy.) Our motivation in writing that book was to describe the principles of computer architecture using solid engineering funda-

mentals and quantitative cost/performance trade-offs. We used an approach that combined examples and measurements, based on commercial systems, to create realistic design experiences. Our goal was to demonstrate that computer architecture could be learned using quantitative methodologies instead of a descriptive approach. It is intended for the serious computing professional who wants a detailed understanding of computers.

A majority of the readers for this book do not plan to become computer architects. The performance of future software systems will be dramatically affected, however, by how well software designers understand the basic hardware techniques at work in a system. Thus, compiler writers, operating system designers, database programmers, and most other software engineers need a firm grounding in the principles presented in this book. Similarly, hardware designers must understand clearly the effects of their work on software applications.

Thus, we knew that this book had to be much more than a subset of the material in *Computer Architecture*, and the material was extensively revised to match the different audience. We were so happy with the result that the subsequent editions of *Computer Architecture* were revised to remove most of the introductory material; hence, there is much less overlap today than with the first editions of both books.

Changes for the Third Edition

We had six major goals for the third edition of *Computer Organization and Design:* make the book work equally well for readers with a software focus or with a hardware focus; improve pedagogy in general; enhance understanding of program performance; update the technical content to reflect changes in the industry since the publication of the second edition in 1998; tie the ideas from the book more closely to the real world *outside* the computing industry; and reduce the size of this book.

First, the table on the next page shows the hardware and software paths through the material. Chapters 1, 4, and 7 are found on both paths, no matter what the experience or the focus. Chapters 2 and 3 are likely to be review material for the hardware-oriented, but are essential reading for the software-oriented, especially for those readers interested in learning more about compilers and object-oriented programming languages. The first sections of Chapters 5 and 6 give overviews for those with a software focus. Those with a hardware focus, however, will find that these chapters present core material; they may also, depending on background, want to read Appendix B on logic design first and the sections on microprogramming and how to use hardware description languages to specify control. Chapter 8 on input/output is key to readers with a software focus and should be read if time permits by others. The last chapter on multiprocessors and clusters is again a question of time for the reader. Even the history sections show this balanced focus; they include short histories of programming languages, compilers, numerical software, operating systems, networking protocols, and databases.

Chapter or Appendix	Sections	Software Focus	Hardware Focus
Computer Abstractions	1.1 to 1.6	NO.	
and Technology	1.7 (History)		
	2.1 to 2.11		
philipped Sikhesanovi ob	2.12 (Compilers)		
2. Instructions: Language	2.13 (C sort)		
of the Computer	2.14 (Java)		
all therein out seems and the	2.15 to 2.18		
Side durant golden	2.19 (History)		
2 4 11 11 11 11 11 11	3.1 to 3.11		
Arithmetic for Computers	3.12 (History)		
D. RISC instruction set architectures	D.1 to D.19		
4. Assessing and Understanding	4.1 to 4.6		
Performance	4.7 (History)		
B. The Basics of Logic Design	B.1 to B.13		
	5.1 (Overview)		
	5.2 to 5.7		
5. The Processor: Datapath and	5.8 (Microcode)		
Control	5.9 (Verilog)		
	5.10 to 5.12		
	5.13 (History)		
C. Mapping Control to Hardware	C.1 to C.6		NO.
	6.1 (Overview)		
	6.2 to 6.6		
6. Enhancing Performance with	6.7 (verilog)		
Pipelining	6.8 to 6.9		
	6.10 to 6.12		
	6.13 (History)		
7. Large and Fast: Exploiting	7.1 to 7.8		
Memory Hierarchy	7.9 (History)		
A Islanda Arresto	8.1 to 8.2		
8. Storage, Networks, and	8.3 (Networks)		
Other Peripherals	8.4 to 8.10		NO.
	8.13 (History)		
O AA III	9.1 to 9.10		
9. Multiprocessors and Clusters	9.11 (History)	DO.	
A. Assemblers, Linkers, and the SPIM Simulator	A.1 to A.12	DQ.	DO
Computers in the Real World	Between Chapters		,DO

Read carefully



Read if have time



Reference



The next goal was to improve the exposition of the ideas in the book, based on difficulties mentioned by readers of the second edition. We added five new book elements to help. To make the book work better as a reference, we placed definitions of new terms in the margins at their first occurrence. We hope this will help readers find the sections when they want to refer back to material they have already read. Another change was the insertion of the "Check Yourself" sections, which we added to help readers to check their comprehension of the material on the first time through it. A third change is that added extra exercises in the "For More Practice" section. Fourth, we added the answers to the "Check Yourself" sections and to the For More Practice exercises to help readers see for themselves if they understand the material by comparing their answers to the book. The final new book element was inspired by the "Green Card" of the IBM System/360. We believe that you will find that the MIPS Reference Data Card will be a handy reference when writing MIPS assembly language programs. Our idea is that you will remove the card from the front of the book, fold it in half, and keep it in your pocket, just as IBM S/360 programmers did in the 1960s.

Third, computers are so complex today that understanding the performance of a program involves understanding a good deal about the underlying principles and the organization of a given computer. Our goal is that readers of this book should be able to understand the performance of their progams and how to improve it. To aid in that goal, we added a new book element called "Understanding Program Performance" in several chapters. These sections often give concrete examples of how ideas in the chapter affect performance of real programs.

Fourth, in the interval since the second edition of this book, Moore's law has marched onward so that we now have processors with 200 million transistors, DRAM chips with a billion transistors, and clock rates of multiple gigahertz. The "Real Stuff" examples have been updated to describe such chips. This edition also includes AMD64/IA-32e, the 64-bit address version of the long-lived 80x86 architecture, which appears to be the nemesis of the more recent IA-64. It also reflects the transition from parallel buses to serial networks and switches. Later chapters describe Google, which was born after the second edition, in terms of its cluster technology and in novel uses of search.

Fifth, although many computer science and engineering students enjoy information technology for technology's sake, some have more altruistic interests. This latter group tends to have more women and underrepresented minorities. Consequently, we have added a new book element, "Computers in the Real World," two-page layouts found between each chapter. Our perspective is that information technology is more valuable for humanity than most other topics you could study—whether it is preserving our art heritage, helping the Third World, saving our environment, or even changing political systems—and so we demonstrate our view with concrete examples of nontraditional applications. We think readers of these segments will have a greater appreciation of the computing culture beyond

the inherently interesting technology, much like those who read the history sections at the end of each chapter

Finally, books are like people: they usually get larger as they get older. By using technology, we have managed to do all the above and yet shrink the page count by hundreds of pages. As the table illustrates, the core portion of the book for hardware and software readers is on paper, but sections that some readers would value more than others are found on the companion CD. This technology also allows your authors to provide longer histories and more extensive exercises without concerns about lengthening the book. Once we added the CD to the book, we could then include a great deal of free software and tutorials that many instructors have told us they would like to use in their courses. This hybrid paper-CD publication weighs about 30% less than it did six years ago—an impressive goal for books as well as for people.

Instructor Support

We have collected a great deal of material to help instructors teach courses using this book. Solutions to exercises, figures from the book, lecture notes, lecture slides, and other materials are available to adopters from the publisher. Check the publisher's Web site for more information:

www.mkp.com/companions/1558606041

Concluding Remarks

If you read the following acknowledgments section, you will see that we went to great lengths to correct mistakes. Since a book goes through many printings, we have the opportunity to make even more corrections. If you uncover any remaining, resilient bugs, please contact the publisher by electronic mail at *cod3bugs@mkp.com* or by low-tech mail using the address found on the copyright page. The first person to report a technical error will be awarded a \$1.00 bounty upon its implementation in future printings of the book!

This book is truly collaborative, despite one of us running a major university. Together we brainstormed about the ideas and method of presentation, then individually wrote about one-half of the chapters and acted as reviewer for every draft of the other half. The page count suggests we again wrote almost exactly the same number of pages. Thus, we equally share the blame for what you are about to read.

Acknowledgments for the Third Edition

We'd like to again express our appreciation to Jim Larus for his willingness in contributing his expertise on assembly language programming, as well as for welcoming readers of this book to use the simulator he developed and maintains. Our

exercise editor **Dan Sorin** took on the Herculean task of adding new exercises and answers. **Peter Ashenden** worked similarly hard to collect and organize the companion CD.

We are grateful to the many instructors who answered the publisher's surveys, reviewed our proposals, and attended focus groups to analyze and respond to our plans for this edition. They include the following individuals: Michael Anderson (University of Hartford), David Bader (University of New Mexico), Rusty Baldwin (Air Force Institute of Technology), John Barr (Ithaca College), Jack Briner (Charleston Southern University), Mats Brorsson (KTH, Sweden), Colin Brown (Franklin University), Lori Carter (Point Loma Nazarene University), John Casey (Northeastern University), Gene Chase (Messiah College), George Cheney (University of Massachusetts, Lowell), Daniel Citron (Jerusalem College of Technology, Israel), Albert Cohen (INRIA, France), Lloyd Dickman (PathScale), Jose Duato (Universidad Politécnica de Valencia, Spain), Ben Dugan (University of Washington), Derek Eager (University of Saskatchewan, Canada), Magnus Ekman (Chalmers University of Technology, Sweden), Ata Elahi (Southern Connecticut State University), Soundararajan Ezekiel (Indiana University of Pennsylvania), Ernest Ferguson (Northwest Missouri State University), Michael Fry (Lebanon Valley College, Pennsylvania), R. Gaede (University of Arkansas at Little Rock), Jean-Luc Gaudiot (University of California, Irvine), Thomas Gendreau (University of Wisconsin, La Crosse), George Georgiou (California State University, San Bernardino), Paul Gillard (Memorial University of Newfoundland, Canada), Joe Grimes (California Polytechnic State University, SLO), Max Hailperin (Gustavus Adolphus College), Jayantha Herath (St. Cloud State University, Minnesota), Mark Hill (University of Wisconsin, Madison), Michael Hsaio (Virginia Tech), Richard Hughey (University of California, Santa Cruz), Tony Jebara (Columbia University), Elizabeth Johnson (Xavier University), Peter Kogge (University of Notre Dame), Morris Lancaster (BAH), Doug Lawrence (University of Montana), David Lilja (University of Minnesota), Nam Ling (Santa Clara University, California), Paul Lum (Agilent Technologies), Stephen Mann (University of Waterloo, Canada), Diana Marculescu (Carnegie Mellon University), Margaret McMahon (U.S. Naval Academy Computer Science), Uwe Meyer-Baese (Florida State University), Chris Milner (University of Virginia), Tom Pittman (Southwest Baptist University), Jalel Rejeb (San Jose State University, California), Bill Siever (University of Missouri, Rolla), Kevin Skadron (University of Virginia), Pam Smallwood (Regis University, Colorado), K. Stuart Smith (Rocky Mountain College), William J. Taffe (Plymouth State University), Michael E. Thomodakis (Texas A&M University), Ruppa K. Thulasiram (University of Manitoba, Canada), Ye Tung (University of South Alabama), Steve VanderLeest (Calvin College), Neal R. Wagner (University of Texas at San Antonio), and Kent Wilken (University of California, Davis).

We are grateful too to those who carefully read our draft manuscripts; some read successive drafts to help ensure new errors didn't creep in as we revised. They include Krste Asanovic (Massachusetts Institute of Technology), Jean-Loup Baer (University of Washington), David Brooks (Harvard University), Doug Clark (Princeton University), Dan Connors (University of Colorado at Boulder), Matt Farrens (University of California, Davis), Manoj Franklin (University of Maryland College Park), John Greiner (Rice University), David Harris (Harvey Mudd College), Paul Hilfinger (University of California, Berkeley), Norm Jouppi (Hewlett-Packard), David Kaeli (Northeastern University), David Oppenheimer (University of California, Berkeley), Timothy Pinkston (University of Southern California), Mark Smotherman (Clemson University), and David Wood (University of Wisconsin, Madison).

To help us meet our goal of creating 70% new exercises and solutions for this edition, we recruited several graduate students recommended to us by their professors. We are grateful for their creativity and persistence: Michael Black (University of Maryland), Lei Chen (University of Rochester), Nirav Dave (Massachusetts Institute of Technology), Wael El Essawy (University of Rochester), Nikil Mehta (Brown University), Nicholas Nelson (University of Rochester), Aaron Smith (University of Texas, Austin), and Charlie Wang (Duke University).

We would like to especially thank Mark Smotherman for making a careful final pass to find technical and writing glitches that significantly improved the quality

of this edition.

We wish to thank the extended Morgan Kaufmann family for agreeing to publish this book again under the able leadership of **Denise Penrose**. She developed the vision of the hybrid paper-CD book and recruited the many people above who played important roles in developing the book.

Simon Crump managed the book production process, and **Summer Block** coordinated the surveying of users and their responses. We thank also the many freelance vendors who contributed to this volume, especially **Nancy Logan** and

Dartmouth Publishing, Inc., our compositors.

The contributions of the nearly 100 people we mentioned here have made this third edition our best book yet. Enjoy!

David A. Patterson

John L. Hennessy

in the Real World

Saving Lives through Better Diagnosis

Problem: Find a way to examine internal organs to diagnose psychological problems without the use of invasive surgery or harmful radiation.

Solution: The development of magnetic resonance imaging (MRI), a three-dimensional scanning technology, has been one of the most important breakthroughs in modern medical technology. MRI uses a combination of radiofrequency pulses and magnetic fields to scan tissue. The organ to be imaged is scanned in a series of two-dimensional slices, which are then composed to create a three-dimensional image.


In addition to this computationally intensive task of composing the slices to create a volumetric image, extensive computation is used to extract the initial two-dimensional images, since the signal-to-noise ratio is often

low. The development of MRI has allowed the scanning of soft tissues, such as the brain, for which X-rays are not as effective and exploratory surgery is dangerous. Without a cost-effective computing capability, MRI would remain slow and expensive.

The two illustrations shows a series of MRI images of the human brain; the images below represent two-dimensional slices, while those on the facing page show a three-dimensional reconstruction. Once an image is in digital form, a physician can manipulate the image, removing outer layers, examining the image from different viewpoints, or looking at the three-dimensional structure to help in diagnosis.

The major benefits of MRI are twofold:

■ It can reduce the need for unnecessary exploratory surgery. A physician may be able to determine whether a patient ex-



MRI images of a human brain, in two-dimensional view

- periencing headaches has a brain tumor, which requires surgery, or simply needs medication for a headache.
- By providing a surgeon with an accurate three-dimensional image, MRI can improve the surgical planning process and hence the outcome. For example, in operating on the brain to remove a tumor without accurate images of the tumor, the surgeon likely would have to enter the brain and then create a plan on the fly depending on the size and exact placement of the tumor. Furthermore, minimally invasive techniques (e.g. endoscopic surgery), which have become quite effective, would be impossible without accurate images.

There are many new interesting uses of MRI technology, which rely on faster and more cost effective computing. Some of the most promising are

- real-time imaging of the heart and blood vessels to enhance diagnosis of cardiac and cardiovascular disease;
- Combining real-time images and MRI images during surgery to help surgeons

- accurately perform surgery, particularly when using minimally invasive techniques.
- Functional MRI (FMRI): a new type of application that uses MRI to examine brain function, primarily by analyzing blood flow in various portions of the brain. FMRI is being used for a number of applications, including exploring the physiological bases for cognitive problems such as dyslexia, pain management, planning for neurosurgery, and understanding neurological disorders.

To learn more see these references on the library


MRI scans from the National Institutes of Health's Visible Human project

Principles of MRI and its application to medical imaging (long and reasonably detailed, but only a little mathematics)

Using MRI to do real-time cardiac imaging and angiography (imaging of blood vessels)

Functional MRI, www.fmri.org/fmri.htm

Visualization and imaging (including MRI and CT images): high-performance computing for complex images



MRI images of a human brain in three dimensions

Index

CD information is listed by chapter and section number followed by page ranges (CD9.1:1-2). In More Depth references are listed by chapter number followed by page ranges (IMD4:5-6). Page references preceded by a single letter refer to appendices.

A

Absolute addresses, A13 Abstractions, 21-22, 24 Accumulator architectures, CD2.19:1-2 Accumulator instructions, IMD2:7 Acronyms, 9-10 ACS, CD6.13:4 Activation record, 86 Active matrix display, 18 Ada, 173 add, 49-51, 301 Adder, 292 add immediate, 58 add immediate unsigned, 172 Addition, 170-176 carry lookahead, B38-47 floating point, 197-201 Address (addressing) absolute, A13 base, 55 calculation, 385, 390, 392, 402 exception, 342-343 in large-scale parallel processors, CD9.4:23-25 memory, 54 PC-relative, 98 physical, 511, 512, 513-514

translation, 512, 521-524 virtual, 512 Addressing, MIPS branches and jumps, 97-99, 294-295 decoding machine language, 100-104 mode summary, 100 32-bit immediate operands, 95-96 Addressing modes IA-32, 138 MIPS, 100 RISC, D5-9 add unsigned, 172 Advanced Research Project Agency (ARPA), CD7.9:9, CD8.3:5, CD8.11:7 Advance load, 442 Agarwala, Tilak, CD6.13:4 Aho, Al, CD2.19:8 Aiken, Howard, CD1.7:3 Air bags, 281 Algol, CD2.19:6-7 Aliasing, 528 Alignment restriction, 56 Allan, Fran, CD2.19:8 Allocate-on-miss, 484 Alpha architecture, CD5.12:3, D27-28 Alto, 16, CD1.7:7-8, CD7.9:10, CD8.11:7 ALU. See Arithmetic logic unit ALUOp, 301-305 ALUOut, 319, 320, 327 AMD, 136 Amdahl, Gene, CD5.12:1 Amdahl's law, 179, 267, 494, CD9.2:9, CD9.9:40, IMD4:5-6 AMD Opteron, memory hierarchy, 546-550

and (AND), 70, 301, 321, B6 AND gate, CD3.10:5 and immediate, 71 Andreessen, Marc, CD8.11:7 Antidependence, 439 Antifuse, B77 Antilock brakes, 281 Apple II, CD1.7:5 Application binary interface (ABI), 22 Applications software, 11 Archeological sites, 236-237 Architectural registers, 448 Architecture. See Instruction set architecture Arithmetic addition, 170-176 division, 183-189 fallacies and pitfalls, 220-224 floating point, 189, 191-220 mean, 257-258 multiplication, 176-182 signed and unsigned numbers, 160-170 subtraction, 170-176 Arithmetic-logical instructions, 292-293, 298 multiple-cycle implementation, 327, 329 single-cycle implementation, 300–318 Arithmetic logic unit (ALU), 177, 179, 184, 187, 201 adders and, 292, 294 ALUOp, 301-305 ALUOut, 319, 320, 327 constructing, B26-38

control, 301-303, C4-8

Basic block, 75

datapaths and, 286, 292, 294, 296 Basket, Forrest, CD7.9:9 Block-interleaved parity (RAID 4), 577-578 MIPS, B32-38 Behavioral specification, B21 Blocks Bell Labs, CD7.9:8-9 multicycle implementation, 318-340 defined, 470 Benchmarks, 254-255 1-bit, B26-29 finding, 540-541 single-cycle implementation, 300-318 EEMBC, 255, IMD4:17-18 locating in caches, 502-504 32-bit, B29-36 kernel, CD4.7:2, IMD4:7-8 SPEC CPU, 254-255, 259-266, placement of, 538-540 ARM, D36-38 reducing cache misses with, 496-502 CD4.7:2-3, IMD4:7-8 ARPANET, CD8.3:5, CD8.11:7 SPECweb99, 262-266 replacing, 504, 541-542 Arrays synthetic, CD4.7:1-2, IMD4:11-12 Bonding, 30 of logic elements, B18-19 Berkeley Computer Corp. (BCC), Boolean algebra, B6 versus pointers, 130-134 CD7.9:8, 9 Booth's algorithm, IMD3:5-9 Art, restoration of, 562-563 Bounds check shortcut, 168 Berkeley Software Distribution (BSD), ASCII (American Standard Code for Information Interchange), 90-91 CD7.9:9 Branch (es) versus binary numbers, 162 Berners-Lee, Tim, CD8.11:7 addressing in, 97–99, 294–295 delayed, 297, 382, 418-419, A41 Assembler directives, A5 Biased notation, 170, 194 delay slot, 423 Assemblers, 13, 107-108, A4, 10-17 Bigelow, Julian, CD1.7:3 history table, 421 Assembly language, 13, 107, A3-10 Big Endian, 56, A43 Big-interleaved parity (RAID 3), loop, 421-422 See also MIPS assembly language multiple-cycle implementation, 576-577 disadvantages of, A9-10 BINAC, CD1.7:4 327-328, 336 when to use, A7-9 Binary digits (numbers), 12, 60 not taken, 295, 418 Asserted signal, 290, B4 prediction, 382, 421-423 adding and subtracting, 170-176 Assert signal, 290 prediction buffer, 421 Associativity, in caches, 499-502 ASCII versus, 162 taken, 295 Asynchronous bus, 582-583 converting to decimal floating target address, 294-296 Asynchronous inputs, B75-77 point, 196 converting to decimals, 164 target buffer, 423 Atanasoff, John, CD1.7:3 hexadecimal-binary conversion Branch equal (beg), 294, 297, 300-318 AT&T Bell Labs, CD7.9:8-9 table, 62 Branch/control hazards, 379-382, Atomic swap operation, CD9.3:18 scientific notation, 191 416-424 Automatic storage class, 85 delayed, 297, 382, 418-419 Availability, 573 use of, 160-161 dynamic branch prediction, 421-423 Average Memory Access Time (AMAT), Binary point, 191 not taken, 295, 418 IMD7:1 Bit(s), 12, 60in a cache, 479 untaken, 381 Verilog and, CD6.7:8-9 dirty, 521 B fields, IMD2:13-14 Brooks, Fred, Jr., CD6.13:2 least significant, 161 Bubble Sort, 129 Bachman, Charles, CD8.11:4, 5 Burks, Arthur W., 48, CD1.7:3, CD3.10:1 Backpatching, A13 map, 18 Buses, 291–292 most significant, 161 Backplane, 582 advantages/disadvantages of, 581 Backus, John, CD2.19:6, 7 reference/use, 519 asynchronous, 582-583 Barrier synchronization, CD9.3:15 sign, 163 sticky, 215 backplane, 582 Base address, 55, 100 basics of, 581-585 Bit error rate (BER), CD8.3:9 Base register, 55 defined, 581, B18-19 Base stations, CD8.3:9 Blaauw, Gerrit, CD6.13:2 Block, Barbara, 156-157 master, 594 Base 2 to represent numbers, 160-161

Blocking assignment, B24

Pentium 4, 585-587