


# PARBASE-90

## International Conference on Databases, Parallel Architectures, and Their Applications

*Edited by N. Rische, S. Navathe, and D. Tal*



March 7-9, 1990  
Miami Beach, Florida

Sponsored by  
Florida International University  
in cooperation with IEEE and Euromicro


# PARBASE-90

## International Conference on Databases, Parallel Architectures, and Their Applications

March 7-9, 1990

Miami Beach, Florida

*Edited by N. Rishe, S. Navathe, and D. Tal*



IEEE Computer Society Press  
Los Alamitos, California

Washington    ●    Brussels    ●    Tokyo

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and are published as presented and without change, in the interests of timely dissemination. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society Press, or The Institute of Electrical and Electronics Engineers, Inc.

Published by

IEEE Computer Society Press  
10662 Los Vaqueros Circle  
P.O. Box 3014  
Los Alamitos, CA 90720-1264

Copyright © 1990 by The Institute of Electrical and Electronics Engineers, Inc.

**Cover design by Wally Hutchins**

Printed in United States of America

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 29 Congress Street, Salem, MA 01970. Instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. For other copying, reprint or republication permission, write to Director, Publishing Services, IEEE, 345 East 47th Street, New York, NY 10017. All rights reserved. Copyright © 1990 by The Institute of Electrical and Electronics Engineers, Inc.

**IEEE Computer Society Press Order Number 2035**  
**Library of Congress Number 89-80524**  
**IEEE Catalog Number 90CH2728-4**  
**ISBN 0-8186-2035-8 (paper)**  
**ISBN 0-8186-6035-X (microfiche)**  
**SAN 264-620X**

Additional copies may be ordered from:

IEEE Computer Society  
10662 Los Vaqueros Circle  
P.O. Box 3014  
Los Alamitos CA 90720-1264

IEEE Service Center  
445 Hoes Lane  
P.O. Box 1331  
Piscataway, NJ 08855-1331

IEEE Computer Society  
13, Avenue de l'Aquilon  
B-1200 Brussels  
BELGIUM

IEEE Computer Society  
Ooshima Building  
2-19-1 Minami-Aoyama,  
Minato-Ku  
Tokyo 107 JAPAN



THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

# **PARBASE-90**

**International Conference on  
Databases, Parallel Architectures,  
and Their Applications**


*Databases and Parallel Architectures*

Proceedings

# PARBASE-90

## International Conference on Databases, Parallel Architectures, and Their Applications

*Edited by N. Rishe, S. Navathe, and D. Tal*




March 7-9, 1990  
Miami Beach, Florida

---

---

Sponsored by  
Florida International University  
in cooperation with IEEE and Euromicro

 IEEE Computer Society Press

 Institute of Electrical and Electronics Engineers, Inc.

**PARBASE-90: International Conference on Databases, Parallel Architectures, and their Applications, March 6-9, 1990, at Clarion Castle Hotel, Miami Beach, Florida, USA**

Sponsored by Florida International University in cooperation with IEEE and Euromicro.

The conference provides a forum for exchange of information between scientists and engineers in the fields of theory, design and applications of databases and of parallel computer architectures. The technical program includes three keynote talks by D. DeGroot, C.A.R. Hoare, and G. Wiederhold; two panel sessions; 33 regular papers selected from 100 candidates, 50 short papers selected out of 150 candidates; poster papers; and tutorials.

**ORGANIZING COMMITTEES**

**General Chair of the Conference**

*D. Tal*, FIU

**Steering Committee**

*N. Rishé* (Chair), FIU

*S. Navathe*, University of Florida

*J. Navlakha*, FIU

*D. Tal*, FIU

*N. Wiseman*, Cambridge University (U.K.)

**European Chair**

*N. Wiseman*, Cambridge University (U.K.)

**Japan Chair**

*H. Kunii*, Ricoh Company, Japan

**Local Arrangements Chair**

*M. Milani*, FIU

**Industrial Chairs**

*D. Barton*, FIU

*R. Ege*, FIU

**Publisher Relations Chair**

*B. Kraynek*, FIU

**Tutorial Chair**

*B. Furht*, MODCOMP

**Panel Chairs**

*D. Tabak*, George Mason University

*N. Prabhakaran*, FIU

**Publicity Chairs**

*A. Pelin*, FIU

*N. Prabhakaran*, FIU

**Conference Administration**

*G. Garrido*, FIU, Conference Administrator

*A. Dutt*, FIU, Conference Assistant

**Sponsoring Institution:**

Florida International University —

*M. Maidique*, FIU President

*J. Navlakha*, FIU SCS Director

**PROGRAM COMMITTEE**

**Chairpersons:**

*N. Rishé*, FIU

*S. Navathe*, University of Florida

**Program Committee members:**

*N. Adam*, Rutgers University

*M. Ahuja*, Ohio State University

*C.K. Baru*, University of Michigan

*B. Berra*, Syracuse University

*B. Bhargava*, Purdue University

*P.P.S. Chen*, Louisiana State University

*J. Comfort*, FIU

*K. Dittrich*, University of Karlsruhe (FRG)

*R. Elmasri*, University of Houston

*I. Erenyi*, Hungarian Academy of Science

*E. Fernandez*, Florida Atlantic University

*O. Frieder*, Bell Communications Research

*B. Furht*, MODCOMP

*S. Gadia*, Iowa State University

*E. Gudes*, Ben-Gurion University (Israel)

*H.V. Jagadish*, AT&T Bell Laboratories

*H. Kangassalo*, University of Tampere (Finland)

*Q. Li*, FIU

*P. Liu*, University of Miami

*R. Liuzzi*, Rome Air Development, New York

*A. Pelin*, FIU

*N. Prabhakaran*, FIU

*C. Pu*, Columbia University

*A. Sheth*, Bell Communications Research

*P. Shoval*, Ben-Gurion University (Israel)

*G.M. Silberman*, Carnegie-Mellon University

*A. Solberg*, University of Trondheim (Norway)

*D. Tabak*, George Mason University

*D. Tal*, FIU

*S. Urban*, Arizona State University

*R. Varadarajan*, University of Florida

*N. Wiseman*, Cambridge University (U.K.)

*N. Wolfe*, University of Florida

## General Chairman's Message

PARBASE-90 is a two-track International Conference on Databases, Parallel Architectures, and their Applications, taking place in Miami Beach, Florida. The conference strives to encourage exchange of information between scientists and engineers in the fields of theory, design and applications of databases and parallel computer architectures. This conference, although the first one of its kind, has attracted vast attention, as evidenced by the number of papers submitted from five continents.

The factor that contributes most to the success of the conference is the quality and diversity of the program. The scientific and technical program includes three keynote addresses: "Speculating and Throttling in Parallel Architecture," by D. DeGroot, Texas Instruments, "Future Architectures for Information Processing Systems," by G. Wiederhold, Stanford University, and "A Theory of Conjunction and Concurrency," by C.A.R. Hoare, University of Oxford; two panel sessions: "Parallel Architecture and Databases," chaired by D. Tabak, George Mason University, and "Databases," chaired by N. Prabhakaran, FIU, and moderated by S. Navathe, University of Florida; eleven regular paper sessions, seven short paper sessions, and poster paper sessions; and five tutorials intended for a broader audience.

Coordinating a conference of this magnitude is a difficult endeavor. Thus, we are most grateful for the support of many devoted persons who made this event possible. We thank all the program committee members, their colleagues, and external referees who served as additional reviewers and spent so much time and energy. In particular, we wish to express our gratitude to N. Rishe and S. Navathe (Program Chairpersons) and N. Wiseman (European Chair) for their outstanding efforts and contribution to the preparation of this conference. Special thanks go to M. Milani (Local Arrangements Chair), D. Barton and R. Ege (Industrial Chairs), B. Kraynek (Publisher Relations), D. Tabak and N. Prabhakaran (Panel Chairs), B. Furht (Tutorial Chair), A. Pelin (Publicity Chair), and H. Kunii (Japan Chair), and the Steering Committee chaired by N. Rishe.

We are most grateful for the financial help and support of Florida International University and its President M. Maidique, and the continuous help and advice of J. Navlakha, Director, FIU School of Computer Science. Our gratitude goes to all our colleagues from the School of Computer Science, FIU. Also, we thank G. Garrido (Conference Administrator) and A. Dutt (Conference Assistant) for their invaluable administrative assistance.

Last but not least, we owe thanks to all those who submitted papers for consideration and the delegates participating in PARBASE-90.

To conclude, we expect the PARBASE-90 conference to promote novel technology, open new research areas, and benefit all the participants. We hope that PARBASE-90 participants will find the conference enjoyable, stimulating, and a source of inspiration for new ideas.

Doron Tal  
School of Computer Science  
FIU, Miami, FL 33199  
E-mail: tal@servax.bitnet

## Program Chairmen's Message

We are pleased to present in these proceedings the full-length papers, short papers, selected formal poster papers, keynote papers, and panel position papers which are to be presented at PARBASE-90 — The First International Conference on Databases, Parallel Architectures and their Applications. The conference is sponsored by Florida International University. We were happy to receive the cooperation of IEEE and Euromicro for this conference.

We had an impressive collection of 100 full-length papers and 83 short papers submitted to this conference. All papers were refereed anonymously, without disclosing the names or affiliations of the authors. Each full paper was reviewed by three program reviewers — typically, two of whom were program committee members. We took the liberty of using some of the authors as referees for other authors' papers. We also called upon many experts in the respective fields to assist us with the refereeing process. The reviews evaluated primarily on originality, quality and relevance to the conference topics. The program committee met in Miami on November 11-12, 1989, and selected 33 papers for inclusion in these proceedings as full papers. All the remaining 150 papers were then considered as potential short papers; and out of these, 50 were selected for inclusion in the proceedings as short papers.

We have not made any deliberate effort to separate the papers into parallel architectures and databases. It was evident from the submissions that it is not possible to divide these two areas along tight boundaries. We hope that this conference will bring together researchers from both disciplines and improve the cross-fertilization of these two technologies. It was interesting to find at the end that the sessions fell into two parallel tracks — one mostly dealing with database issues and the other mostly dealing with architecture issues.

In addition, the conference has two poster sessions, keynote addresses by D. DeGroot, C.A.R. Hoare, and G. Wiederhold, and two panels on database technology and parallel architecture technology.

We wish to take this opportunity to thank the various officials of Florida International University for making this conference possible. We are particularly pleased to thank D. Tal, the Conference Chairman, for his extensive help to the program committee and for the numerous effort of the organization of this conference. Our special thanks go to all the authors, program committee members and external referees who really shaped the content of the program of this conference.

We hope that with the encouraging support of the attendees at this conference we will be able to have the next one in this series soon.

Naphtali Rishen  
School of Computer Science  
FIU, Miami, Fla. 33199  
E-mail: rishen@servax.bitnet

Shamkant B. Navathe  
Department of Computer Science  
University of Florida  
Gainesville, FL 32611  
E-mail: sham@ufl.edu



# Table of Contents

Organizing Committee . . . . .	v
Program Committee . . . . .	v
General Chairman's Message . . . . .	vi
Program Chairmen's Message . . . . .	vii
<b>Keynote Address</b>	
Throttling and Speculating on Parallel Architectures . . . . .	2
<i>D. DeGroot</i>	
<b>Session A1: Query Processing I</b>	
<i>Chair: R. Elmasri</i>	
Efficient Processing of Distributed Set Queries . . . . .	6
<i>M.E. El-Sharkawi and Y. Kambayashi</i>	
Range Search in Parallel Using Distributed Data Structures . . . . .	14
<i>R. Sridhar, S.S. Iyengar, and S. Rajanarayan</i>	
Supporting Temporal Capabilities in a Multi-Computer Database System . . . . .	20
<i>S. Karimi, M. Bassiouni, and A. Orooji</i>	
<b>Panel Session B1: Parallel Architecture and Databases</b>	
<i>Chair: D. Tabak</i>	
<b>Session A2: Query Processing II</b>	
<i>Chair: J. Jagadish</i>	
Sorting and Joining Relations with Duplicate Attribute Values . . . . .	30
<i>M. Abdelguerfi and A.K. Sood</i>	
A Parallel Processing Strategy for Computing Transitive Closure of a Database Relation . . . . .	37
<i>K.-C. Guh and J. Chavarria</i>	
Graph Modeling and Analysis of Linear Recursive Queries . . . . .	44
<i>D.L. Lee and W. Lu</i>	
<b>Session B2: Parallel OS Scheduling</b>	
<i>Chair: O. Frieder</i>	
Scheduling on Parallel Processing Systems Using Parallel Primitives . . . . .	56
<i>H.-A. Choi, B. Narahari, S. Rotenstreich, and A. Youssef</i>	
Dynamic Scheduling of DOACROSS Loops for Multiprocessors . . . . .	66
<i>V.P. Krothapalli and P. Sadayappan</i>	
Concurrent Message Passing in Communicating Sequential Processes . . . . .	76
<i>M. Ahuja and A.B. Sinha</i>	
<b>Short Paper Session SA1: Databases: The Physical Level (algorithms)</b>	
Impact of Large Memory on the Performance of Optimistic Concurrency Control Schemes . . . . .	86
<i>P.S. Yu and D.M. Dias</i>	
Entity-Relationship Database Support for Real-Time Adaptations . . . . .	91
<i>P. Gopinath, R. Ramnath, and K. Schwan</i>	
Properties of Physical Storage Models for Object-Oriented Databases . . . . .	94
<i>M.J. Willshire and H.-J. Kim</i>	

Development of an Efficient Data Structure for Solving Semantic Queries Related to Cartographic Database . . . . .	100
<i>B.B. Pal and S. Bhattacharya</i>	
The Use of Integrity Constraints to Perform Query Transformations in Relational Databases . . . . .	103
<i>J.P. Cardiff</i>	
Database Partitioning Techniques to Support Reload in a Main Memory Database System: MARS . . . . .	107
<i>L. Gruenwald and M.H. Eich</i>	
<b>Short Paper Session SB1: Parallel Architectures</b>	
Parallel Function Invocation in a Dynamic Argument-Fetching Dataflow Architecture . . . . .	112
<i>G.R. Gao, Y.B. Wong, and H.H.J. Hum</i>	
Will 2D Meshes Replace Hypercubes? . . . . .	117
<i>S. Chittor and R. Enbody</i>	
A Reconfigurable Real-Time RISC Computer System . . . . .	120
<i>D.P. Gluch, B. Furht, G. Coville, J. Green, G. Heikkinen, C. Raeuber, G. Spicker, A. Alberto, S. Correll, S. Geffin, M. Guerrero, B. Routt, and W. Sitterberg</i>	
New Designs for Priority Queue Machine . . . . .	123
<i>M.R. Meybodi</i>	
A Data Flow Architecture for Parallel Computation . . . . .	129
<i>P. Abellard, G. Nolibe, and N. Razafindrakoto</i>	
Prolog Oriented Architecture Using RISC Concepts . . . . .	132
<i>H.A. Aboalsamh</i>	
<b>Short Paper Session SC1: Architectures and Algorithms for Parallel and Distributed Databases I</b>	
Concept of Checking Integrity Constraints in Cellular Network Relational Databases . . . . .	136
<i>J.A. Chudziak</i>	
The Multibackend Database System (MDBS): A Performance Study . . . . .	139
<i>J.E. Hall, D.K. Hsiao, and M.N. Kamel</i>	
Effect of Data Compression Hardware on the Performance of a Relational Database Machine . . . . .	144
<i>N. Ranganathan and H.N. Srinidhi</i>	
A Vectorization Technique of Hashing and Its Application to Several Sorting Algorithms . . . . .	147
<i>Y. Kanada</i>	
Parallel Transitive Closure and Transitive Reduction Algorithms . . . . .	152
<i>P. Chang and L.J. Henschen</i>	
Time-Space Optimal Parallel Set Operations . . . . .	155
<i>X. Guan and M.A. Langston</i>	
<b>Keynote Address K2</b>	
Future Architectures for Information Processing Systems . . . . .	160
<i>G. Wiederhold</i>	
<b>Session A3: Database Algorithms</b>	
<i>Chair: Q. Li</i>	
Performing Logical Database Design Using an E-R Graph Rewriting System . . . . .	178
<i>C.J. Breiteneder and T. Mülck</i>	
Space Efficient List Merging on a Multiprocessor Ring . . . . .	188
<i>A.F. Dickinson and R.K. Guha</i>	
A High Speed KDL-RAM File System for Parallel Computers . . . . .	195
<i>S. Pramanik, C. Severance, and T. Rosenau</i>	

### **Session B3: Fault Tolerant Architectures**

*Chair: H. Segall*

An Optimal Fault-Tolerant Broadcasting Algorithm for a Cube-Connected Cycles Multiprocessor . . . . .	206
<i>J.E. Jang</i>	
Fault-Tolerant Multiprocessor Networks Through an Extended G-Network . . . . .	216
<i>J. Wu and B. Fernandez</i>	
Fault Tolerance of Message Delivery with Cascading Copies . . . . .	221
<i>H. Al-Jaber and S. Rotenstreich</i>	

### **Short Paper Session A4: Distributed Database Reliability**

*Chair: W. Chu*

Design Considerations of a Fault Tolerance Distributed Database System by Inference Technique . . . . .	232
<i>W.W. Chu, A.Y. Hwang, H. Hecht, and A. Tai</i>	
Inference Techniques for Fault Tolerant Distributed Database Systems . . . . .	233
<i>W.W. Chu and A.Y. Hwang</i>	
Capture Database Semantics by Rule Induction . . . . .	235
<i>W.W. Chu and R.-C. Lee</i>	

### **Session B4: Performance of Parallel Architectures**

*Chair: G. Silberman*

Design Analysis of Multiple-Bus Arbiters with Different Priority Schemes . . . . .	238
<i>Q. Yang and R. Ravi</i>	
Performance Analysis of a Cache-Coherent Multiprocessor Based on Hierarchical Multiple Buses . . . . .	248
<i>Q. Yang</i>	
Analysis and Simulation of Multistage Interconnection Networks under Non-Uniform Traffic . . . . .	258
<i>S. Chalasani and A. Varma</i>	

### **Panel Session A5: Databases**

*Chair: N. Prabhakaran*

The Outstanding Problem for Today's Database Technology . . . . .	268
<i>N. Prabhakaran</i>	

### **Session B5: Parallel Algorithms**

*Chair: R. Varadarajan*

An Efficient Multiprocessor Merge Algorithm . . . . .	276
<i>P.J. Varman, B.R. Iyer, and D.J. Haderle</i>	
Multidimensional Fourier Transforms by Systolic Architectures . . . . .	284
<i>T.D. Roziner</i>	
A Perfect Speedup Parallel Algorithm for the Assignment Problem on Complete Weighted Bipartite Graphs . . . . .	293
<i>C.N.K. Osiakwan and S.G. Akl</i>	

### **Keynote Address K3**

A Theory of Conjunction and Concurrency . . . . .	304
<i>C.A.R. Hoare</i>	

### **Session A6: Concurrency Control**

*Chair: N. Adam*

Concurrent Access to B-trees . . . . .	312
<i>W. de Jonge and A. Schiff</i>	

2PC Agent Method: Achieving Serializability in Presence of Failures in a Heterogeneous Multidatabase . . . . .	321
<i>A. Wolski and J. Veijalainen</i>	
Comparison of Immediate-Update and Workspace Transactions: Serializability and Failure Tolerance . . . . .	331
<i>S. Turc</i>	
<b>Session B6: Parallel Architecture</b>	
<i>Chair: D. Tal</i>	
An Architecture for Parallel Search of Large, Full-text Databases . . . . .	342
<i>N. Tavakoli and H. Modaress-Razavi</i>	
OSCAR: An Architecture for Weak-Consistency Replication . . . . .	350
<i>A.R. Downing, I.B. Greenberg, and J.M. Peha</i>	
Associative Memory Designs for VLSI Implementation . . . . .	359
<i>B. Parhami</i>	
<b>Session A7: Heterogeneous and Object-Oriented DBMS</b>	
<i>Chair: A. Sheth</i>	
An Operational Approach to the Integration of Distributed Heterogeneous Environments . . . . .	368
<i>R. Gagliardi, M. Caneve, and G. Oldano</i>	
Object Migration Mechanisms to Support Updates in Object-Oriented Databases . . . . .	378
<i>M.E. El-Sharkawi and Y. Kambayashi</i>	
Distributed Heterogeneous Information Systems & Schema Transformation . . . . .	388
<i>M.P. Papazoglou, L. Marinos, and N.G. Bourbakis</i>	
<b>Session B7: Parallel Processing Applications</b>	
<i>Chair: P. Liu</i>	
A Machine-Independent Approach to Parallel Programming . . . . .	400
<i>G. Riccardi, B. Traversat, and U. Chandra</i>	
Implementation and Evaluation of a Parallel PMS Simulator . . . . .	408
<i>M. Rao and Z. Segall</i>	
<b>Short Paper Session SA2: Databases: The Logical Level/Languages and Design</b>	
Logic of Knowledge and Belief in the Design of a Distributed Integrity Kernel . . . . .	418
<i>S. Ramanna, J.F. Peters, and E.A. Unger</i>	
Database Design According to User Views . . . . .	421
<i>G. Pernul, P. Moser, and G. Luef</i>	
A Predicate-calculus Based Language for Semantic Databases . . . . .	424
<i>N. Rishe</i>	
The Architecture and Implementation of ENLI: Example-Based Natural Language-Assisted Interface . . . . .	430
<i>M.E. El-Sharkawi and Y. Kambayashi</i>	
KIWIS: Advanced Knowledge-Base Environments for Large Database Systems . . . . .	433
<i>E. Laenens and D. Vermeir</i>	
A Methodology for Integration of Binary-Relationship Conceptual Schemas . . . . .	435
<i>P. Shoval</i>	
Reverse Data Engineering of E-R-Designed Relational Schemas . . . . .	438
<i>F. Springsteel and C. Kou</i>	
Structured Evaluation of Database Management Systems . . . . .	441
<i>G.L. Schaps and N. Rishe</i>	
A Semantic Database Approach for Tillings . . . . .	447
<i>N. Prabhakaran, D. Tal, and M. Lenart</i>	

## Short Paper Session SB2: Parallel Algorithms and OS Scheduling

VLSI Parallel and Distributed Processing Algorithms for Multidimensional Discrete Cosine Transforms . . . . .	454
<i>T.-Y. Sung</i>	
Parallel Image Generation for a 3D Display . . . . .	457
<i>T.A. Theoharis, A.R.L. Travis, and N.E. Wiseman</i>	
Optimization of Distributed Processing by Using a Flexible Data Distribution Mechanism . . . . .	460
<i>S. Jablonski, T. Ruf, and H. Wedekind</i>	
An Efficient, Reference Weight-based Garbage Collection Method for Distributed Systems . . . . .	463
<i>H. Corporaal, T. Veldman, and A.J. van de Gor</i>	
Embedding Shuffle Networks in Hypercubes . . . . .	466
<i>R. Varadarajan</i>	
Choosing a Leader on a Hypercube . . . . .	469
<i>S. Robbins and K.A. Robbins</i>	
On-the-fly Processing of Continuous Data Streams with a Pipeline of Microprocessors . . . . .	472
<i>S. Berkovich, Z. Kitov, and A. Meltzer</i>	
Shape Recognition on a Parallel Architecture . . . . .	475
<i>A.V. Sahiner</i>	
Specification of Synchronization by Means of Constraints . . . . .	479
<i>C. Boksenbaum and P. Mauran</i>	
Effect of Different Arbitration Priority Strategies on Throughput of a Memory-coupled Multiprocessor with HBO . . . . .	485
<i>P.W. Dandekar, P. Rege, M. Chandwani, and P.C. Sharma</i>	

## Short Paper Session SC2: Architectures and Algorithms for Parallel and Distributed Databases II

Distributed Optimistic Concurrency Control for High Performance Transaction Processing . . . . .	490
<i>E. Rahm and A. Thomasian</i>	
Optimization of Response Time in Parallel Pipelined n-Joins . . . . .	496
<i>N. Roussopoulos and L. Tong</i>	
The Entity System: Distribution and Persistence . . . . .	499
<i>S.C. Crawley</i>	
Massively Parallel Implementation of Two Operations: Unification and Inheritance . . . . .	505
<i>C. Constantinescu</i>	
Exploiting Coarse Grained Parallelism in Database Applications . . . . .	510
<i>A.S. Grimshaw, J.L. Pfaltz, J.C. French, and S.H. Son</i>	
A Comparison of Transaction Restart Techniques in a Distributed Database Environment . . . . .	513
<i>M. Rusinkiewicz, E.L. Leiss, and R. Dubash</i>	
On the Design, Implementation, and Evaluation of a Portable Parallel Database System . . . . .	516
<i>O. Frieder and P. Jackson</i>	
A Parallel Free-text Search System with Indexing . . . . .	519
<i>N. Asokan, S. Ranka, and O. Frieder</i>	
Performance Evaluation of a New Optimistic Concurrency Control Algorithm . . . . .	522
<i>E. Gudes, N. Rishe, and D. Tal</i>	

## Formal Poster Papers

A Vector Dataflow Architecture . . . . .	528
<i>H. Ahmed</i>	
The Siftsort Algorithm . . . . .	529
<i>J. Bentin and J.J. Modi</i>	
Message-Passing Database Machines . . . . .	530
<i>L. Bic</i>	
Extending N-Version Programming to Concurrent Software . . . . .	531
<i>P.C. Buechler and E.B. Fernandez</i>	

Optimistic Multi-level Concurrency Control for Nested Typed Objects . . . . .	532
<i>M. Cart, J. Ferrié, and H. Richy</i>	
Conformance of Chinese Text to Zipf's Law . . . . .	533
<i>J.L. Clark, K.T.Lua, and J. McCallum</i>	
A Parallel Architecture for Stock Cutting Problem . . . . .	534
<i>C.H. Dagli and A. Hajakbari</i>	
Algorithm Choice for Multiple-Query Evaluation . . . . .	535
<i>M.H. Kang and H.G. Dietz</i>	
Modeling Interconnection Networks Using a Hardware Description Language . . . . .	536
<i>L.R. Freytag</i>	
Parallelism: Using the Right Tool for the Right Job . . . . .	537
<i>O. Frieder</i>	
A View Based Near Optimal Design of Pointer Access Structures in Relational Databases . . . . .	539
<i>T. Gündem and E.F. Ecklund, Jr.</i>	
Semantic Addressing . . . . .	540
<i>F. Hacquin</i>	
On Modelling a Type of Communications in Some Communications Intensive Applications . . . . .	541
<i>Y.-N. Huang</i>	
Parallel Architectures and Object-Oriented Databases . . . . .	542
<i>J.G. Hughes</i>	
Reconfigurable Systolic Architectures for Hashing . . . . .	543
<i>G. Panneerselvam, G.A. Jullien, S. Bandyopadhyay, and W.C. Miller</i>	
Using SIMD Parallelism to Support Rule-Based Systems . . . . .	544
<i>N.N. Kamel</i>	
The Semantics of Commutativity in the Execution of Concurrent Transactions . . . . .	545
<i>L. Latour and R. Tindell</i>	
Logic Approach of Data Models: Data Logic . . . . .	546
<i>T. Miura and H. Arisawa</i>	
Structured Data in Structured Logic Programming Environment . . . . .	547
<i>S. Nurcan and J. Kouloundjian</i>	
Parallel Processing of Deductive Databases on a Commercial Multiprocessor . . . . .	548
<i>M. Nussbaum, M. Annaratone, and R. Holliger</i>	
Distributed Database Architectures . . . . .	549
<i>M.P. Papazoglou</i>	
Molecular Dynamics on Transputer Arrays . . . . .	550
<i>J.W. Perram and H.G. Petersen</i>	
Parallel Computing System with Communication Memory . . . . .	551
<i>N. Petrova and V. Velez</i>	
Aftran: Array Fortran Programming Language . . . . .	552
<i>G.A. Riccardi, U. Chandra, and J.C. Vagi</i>	
A Time-Stamp Based Concurrency Control Mechanism for Redundant Computing Systems . . . . .	553
<i>K. Saisho and Y. Kambayashi</i>	
Net Hierarchies . . . . .	554
<i>U. Schiel</i>	
Extending and Configuring the PRIMA Database Management System Kernel . . . . .	555
<i>H. Schöning and A. Sikeler</i>	
Extending Object-Oriented Databases with Rules . . . . .	556
<i>P. Soupos, S. Goutas, and D. Christodoulakis</i>	
Dynamic Alternation Between Receiver-Initiated and Sender-Initiated Load Sharing . . . . .	558
<i>A. Svensson</i>	
An Accelerating Processor for Relational Operations . . . . .	559
<i>H. Takeda and T. Satoh</i>	
Load Balancing and Multiprogramming in the Flagship Parallel Reduction Machine . . . . .	560
<i>G. Tan and V. Woods</i>	

A Comparison of Scanning Algorithms . . . . .	561
<i>C. van den Berg, M. Kersten, and K. Blom</i>	
Pipelining in Query Execution . . . . .	562
<i>A.N. Wilschut and P.M.G. Apers</i>	
Transform a NIAM Conceptual Schema into an EKNF Relational Database Schema . . . . .	563
<i>Y. Zhang and M.E. Orlowska</i>	
Real-Time Classification of Chromosomes in Slit Scan Flow Cytometry	
Using NERV - A MIMD Supercomputer . . . . .	564
<i>P. Zuse, R. Hauser, R. Männer, M. Hausmann, and C. Cremer</i>	
Author Index . . . . .	565

## ***Keynote Address***

---

*D. DeGroot*



# Throttling and Speculating on Parallel Architectures

## (Abstract)

Doug DeGroot  
Texas Instruments  
Computer Science Center  
degroot@csc.ti.com

Two of the lesser studied aspects of parallel processing are those of throttling and speculating. Loosely speaking, throttling may be viewed as a way of keeping parallelism under control, while speculating is a way of letting it get a bit out of control. It is frequently possible to significantly increase parallelism through less throttling or more speculation, and in certain application domains, we may want to do some of both. (In fact, there is at least one parallel computation model that *requires* both if any speedup is likely to occur.) Unfortunately, however, the greater parallelism due to a lessening of throttling or to speculating with the parallelism may lead to either significantly increased execution speedup or to significant execution slowdown, and surprisingly, it is only sometimes possible to predict ahead of time which will occur.

Throttling of parallelism is of importance to dynamic parallelism models in which the number and sizes of possible parallel code segments (tasks, processes, threads, etc.) are unknown at compile time, and which, if left uncontrolled, may lead to explosive parallelism with resulting slowdown rather than speedup. The primary goal of throttling is preventing a dynamically unfolding parallel execution from creating so many parallel code segments that either: 1) the system runs out of resources with which to manage the parallel segments, 2) the system begins to thrash as a result of the increased process management and communication requirements, or 3) the system simply wastes CPU time creating extra code segments which end up being executed sequentially anyway. This aspect of throttling then is responsible for ensuring that "too much" parallelism does not occur; it allows all processors to become busy, sets up a pool of "spare" work, and then "shuts down" the creation of parallelism until more work is needed to replace previously completed work, at which point

it turns creation back on. It is a bit related to the job of the medium-term scheduler of a multiprogramming system whose job is to control the degree of multiprogramming for similar reasons.

Another goal of throttling is properly controlling the reduction of granularity in self-decomposing parallel procedures, although this aspect of throttling is not yet well understood. Here, the throttler is responsible for ensuring that tasks of too small a size do not decompose into two or more tasks of even smaller size, resulting in what has been called "embarrassing parallelism." This aspect of throttling is difficult to examine at the kernel-benchmark level and must be examined within the overall applications-level environment.

Several software approaches to throttling have been explored recently, at both the system level and the application level; most report more failures in solving the problem than successes. Certainly it can be easily demonstrated that programmer control of throttling is impractical. A significantly smaller number of hardware approaches to throttling have been examined; these too have met with occasional failure. Consequently, it is generally agreed that only appropriate combinations of both hardware and system-level software control appear suitable for effecting throttling.

Speculative parallelism involves the parallel execution of code segments which are not yet known to be required. It can be exploited in two basic forms: parallel search and parallel test. Parallel search techniques have been studied for years, but usually not within the speculative framework. "All solutions" parallel searches, as typified by many parallel relational or logic database query schemes, for example, are usually non-speculative. On the other hand, when only one solution to a problem or query is