

Koen Bertels
João M.P. Cardoso
Stamatis Vassiliadis (Eds.)

LNCS 3985

Reconfigurable Computing: Architectures and Applications

Second International Workshop, ARC 2006
Delft, The Netherlands, March 2006
Revised Selected Papers



Springer

TP303-53

A668

2006

Koen Bertels João M.P. Cardoso
Stamatis Vassiliadis (Eds.)

Reconfigurable Computing: Architectures and Applications

Second International Workshop, ARC 2006
Delft, The Netherlands, March 1-3, 2006
Revised Selected Papers



 Springer



Volume Editors

Koen Bertels
Stamatis Vassiliadis
Delft University of Technology
Computer Engineering Lab
Mekelweg 4, 2628 CD Delft, The Netherlands
E-mail: {k.l.m.bertels,s.vassiliadis}@ewi.tudelft.nl

João M.P. Cardoso
INESC-ID
Instituto Superior Técnico (IST)
Av. Alves Redol 9, 1000-029 Lisbon, Portugal
E-mail: jmpc@acm.org

Library of Congress Control Number: 2006929859

CR Subject Classification (1998): C, B, I.4

LNCS Sublibrary: SL 1 – Theoretical Computer Science and General Issues

ISSN 0302-9743
ISBN-10 3-540-36708-X Springer Berlin Heidelberg New York
ISBN-13 978-3-540-36708-6 Springer Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law.

Springer is a part of Springer Science+Business Media
springer.com

© Springer-Verlag Berlin Heidelberg 2006
Printed in Germany

Typesetting: Camera-ready by author, data conversion by Scientific Publishing Services, Chennai, India
Printed on acid-free paper SPIN: 11802839 06/3142 5 4 3 2 1 0

Commenced Publication in 1973

Founding and Former Series Editors:

Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

Editorial Board

David Hutchison

Lancaster University, UK

Takeo Kanade

Carnegie Mellon University, Pittsburgh, PA, USA

Josef Kittler

University of Surrey, Guildford, UK

Jon M. Kleinberg

Cornell University, Ithaca, NY, USA

Friedemann Mattern

ETH Zurich, Switzerland

John C. Mitchell

Stanford University, CA, USA

Moni Naor

Weizmann Institute of Science, Rehovot, Israel

Oscar Nierstrasz

University of Bern, Switzerland

C. Pandu Rangan

Indian Institute of Technology, Madras, India

Bernhard Steffen

University of Dortmund, Germany

Madhu Sudan

Massachusetts Institute of Technology, MA, USA

Demetri Terzopoulos

University of California, Los Angeles, CA, USA

Doug Tygar

University of California, Berkeley, CA, USA

Moshe Y. Vardi

Rice University, Houston, TX, USA

Gerhard Weikum

Max-Planck Institute of Computer Science, Saarbruecken, Germany

Preface

The International Workshop on Reconfigurable Computing (ARC)¹ started in 2005 in Algarve, Portugal. The major motivation was to create an event where on-going research efforts as well as more elaborated, interesting and high-quality work on applied reconfigurable computing could be presented and discussed.

Over the last couple of years reconfigurable computing has become a well-known and established research area producing interesting as well as important results in both general and embedded computing systems. It is also getting more and more interest from industry which is attracted by the (design and development) flexibility as well as the performance improvements that can be expected from this technology. As reconfigurable computing has blurred the gap between software and hardware, some even speak of a radical new programming paradigm opening a new realm of unseen applications and opportunities.

The logo of the ARC workshop is the Nonius, a measurement instrument used in the Portuguese period of discoveries that was invented by Pedro Nunes, a Portuguese mathematician. As the logo suggests, the main motto of ARC is to help to navigate the world of reconfigurable computing. Driven by this motto, we hope ARC contributes to solid advances on reconfigurable computing.

The second edition of the International Workshop on Applied Reconfigurable Computing (ARC2006) was held at Delft University of Technology, Delft, The Netherlands, on March 1-3, 2006. More than 60 participants contributed to the success of this second edition. It is also a clear sign that the need exists for a high-level international forum to discuss and exchange ideas on reconfigurable computing.

Ninety-four papers were submitted to the workshop from 22 countries. After a careful review process, 22 papers were accepted as full papers (acceptance rate of 23.4%) and 35 as short papers (global acceptance rate of 60.64%). There were also keynote presentations by two invited, distinguished, international speakers. Besides the keynotes, the workshop also had a panel discussing hot issues related to reconfigurable computing. The workshop talks were organized around a number of themes, namely, applications, power, image processing, organization and architecture, networks and telecommunications and security.

Several persons contributed to the success of the workshop. We would like to acknowledge the support of the Program Committee members in reviewing papers and giving valuable suggestions for the workshop. Special thanks also to the auxiliary reviewers that contributed to the reviewing process, to all the authors that submitted papers to the workshop, and to all the workshop attendees.

¹ <http://www.arc-workshop.org>

For the second time, improved versions of the best papers of the workshop will be published in a special edition of the *Journal of Electronics*, a Taylor & Francis journal.

We consider the accepted papers to constitute a representative overview of ongoing research initiatives in this rapidly evolving field. We hope you have a pleasant reading, as we had.

Delft, The Netherlands
March 2006

Koen Bertels
João Cardoso
Stamatis Vassiliadis

Organization

ARC 2006 was organized by the Department of Electrical Engineering, Computer Science and Mathematics, Delft University of Technology, The Netherlands.

Organization Committee

General Chairs	Stamatis Vassiliades, Delft University of Technology, The Netherlands João M. P. Cardoso, University of Algarve, Portugal
Program Chair	Koen Bertels, Delft University of Technology, The Netherlands
Proceedings Chair	Arjan van Genderen, Delft University of Technology, The Netherlands
Organization Chair	Georgi Kuzmanov, Delft University of Technology, The Netherlands
Workshop Secretary	Lidwina Tromp, Delft University of Technology, The Netherlands

Program Committee

Andy Pimentel, University of Amsterdam, The Netherlands
António Ferrari, University of Aveiro, Portugal
Eduardo Marques, University of São Paulo, Brazil
George Constantinides, Imperial College, UK
Gordon Brebner, Xilinx, USA
Horácio Neto, INESC-ID/IST, Portugal
João M. P. Cardoso, University of Algarve, Portugal
José Nelson Amaral, University of Alberta, Canada
José Sousa, INESC-ID/IST, Portugal
Jürgen Becker, Universität Karlsruhe (TH), Germany
Koen Bertels, Delft University of Technology, The Netherlands
Marco Platzner, University of Paderborn, Germany
Markus Weinhardt, PACT Informationstechnologie AG, Germany
Mihai Budiu, Microsoft Research Silicon Valley, USA
Nader Bagherzadeh, University of California, Irvine, USA
Paul Chow, University of Toronto, Canada
Pedro Diniz, University of Southern California/ISI, USA
Pedro Trancoso, University of Cyprus, Cyprus
Peter Athanas, Virginia Tech., USA
Peter Cheung, Imperial College, UK

Ranga Vemuri, University of Cincinnati, USA
Reiner Hartenstein, University of Kaiserslautern, Germany
Roger Woods, The Queen's University of Belfast, UK
Roman Hermida, Universidad Complutense, Madrid, Spain
Russell Tessier, University of Massachusetts, USA
Stamatis Vassiliadis, Delft University of Technology, The Netherlands
Stephan Wong, Delft University of Technology, The Netherlands
Tim Callahan, Carnegie Mellon University, USA
Wayne Luk, Imperial College, UK

Additional Reviewers

Adeel Basit, Delft University of Technology, The Netherlands
Alastair Smith, Imperial College, UK
Alexander Thomas, Universität Karlsruhe (ITIV), Germany
Altaf Abdul Gaffar, Imperial College, UK
Balasubramanian Sethuraman, University of Cincinnati, USA
Behnaz Pourebrahimi, Delft University of Technology, The Netherlands
Ben Cope, Imperial College, UK
Carlo Galuzzi, Delft University of Technology, The Netherlands
Christian Schuck, Universität Karlsruhe (ITIV), Germany
Christopher Kachris, Delft University of Technology, The Netherlands
Christos Strydis, Delft University of Technology, The Netherlands
Cor Meenderinck, Delft University of Technology, The Netherlands
David Howland, University of Massachusetts, USA
Elena Moscu Panainte, Delft University of Technology, The Netherlands
Fethulah Smailbegovic, Delft University of Technology, The Netherlands
Filipa Duarte, Delft University of Technology, The Netherlands
Fredy Rivera, Complutense University, Madrid, Spain
Georgi Kuzmanov, Delft University of Technology, The Netherlands
Girish Venkataramani, Carnegie Mellon University, USA
Hassan Al-Atat, University of Cincinnati, USA
Ijeoma Sandra Irobi, Delft University of Technology, The Netherlands
Ioannis Sourdis, Delft University of Technology, The Netherlands
Jae Young Hur, Delft University of Technology, The Netherlands
Jianping Yan, University of Cincinnati, USA
Jonathan Allen, University of Massachusetts, USA
Jonathan Clarke, Imperial College, UK
Jorge Luiz e Silva, University of São Paulo, Brazil
José Canas Ferreira, Universidade do Porto, Portugal
José Carlos Alves, Universidade do Porto, Portugal
Jose Ignacio Hidalgo, Complutense University, Madrid, Spain
Jose Luis Imana, Complutense University, Madrid, Spain
Joseph Yeh, MIT Lincoln Laboratory, USA
Julio C. B. Mattos, Universidade Federal do Rio Grande do Sul, Brazil

Katarina Paulsson, Universität Karlsruhe (ITIV), Germany
Katzalin Olcoz, Complutense University, Madrid, Spain
Kieron Turkington, Imperial College, UK
Laiq Hasan, Delft University of Technology, The Netherlands
Lotfi Mhamdi, Delft University of Technology, The Netherlands
Mahmood Ahmadi, Delft University of Technology, The Netherlands
Marcos Sanchez-Elez, Complutense University, Madrid, Spain
Mário P. Véstias, INESC-ID/ISEL, Lisbon, Portugal
Matthias Kühnle, Universität Karlsruhe (ITIV), Germany
Michael Hübner, Universität Karlsruhe (ITIV), Germany
Michael Ullmann, Universität Karlsruhe (ITIV), Germany
Miguel Peon, Complutense University, Madrid, Spain
Mladen Berekovic, IMEC, Belgium
Nicholas Weaver, International Computer Science Institute, USA
Pepijn de Langen, Delft University of Technology, The Netherlands
Pete Sedcole, Imperial College, UK
Prasun Bhattacharya, University of Cincinnati, USA
Qiang Liu, Imperial College, UK
Ralf Koenig, Universität Karlsruhe (ITIV), Germany
Ricardo Chaves, Delft University of Technology, The Netherlands
Ricardo Menotti, University of São Paulo, Brazil
Rui Rodrigues, Universidade do Algarve, Portugal
Shubhankar Basu, University of Cincinnati, USA
Su-Shin Ang, Imperial College, UK
Tariq Abdullah, Delft University of Technology, The Netherlands
Vanderlei Bonato, University of São Paulo, Brazil
Vijay Sundaresan, University of Cincinnati, USA
Weifeng Xu, University of Massachusetts, USA
Xin Jia, University of Cincinnati, USA
Yana Yankova, Delft University of Technology, The Netherlands
Zaid Al-Ars, Delft University of Technology, The Netherlands
Zhijiang Chang, Delft University of Technology, The Netherlands
Zubair Nawaz, Delft University of Technology, The Netherlands

Lecture Notes in Computer Science

For information about Vols. 1–3999

please contact your bookseller or Springer

- Vol. 4127: E. Damiani, P. Liu (Eds.), *Data and Applications Security XX*. X, 319 pages. 2006.
- Vol. 4099: Q. Yang, G. Webb (Eds.), *PRICAI 2006: Trends in Artificial Intelligence*. XXVIII, 1263 pages. 2006. (Sublibrary LNAI).
- Vol. 4098: F. Pfenning (Ed.), *Term Rewriting and Applications*. XIII, 415 pages. 2006.
- Vol. 4097: X. Zhou, O. Sokolsky, L. Yan, E.-S. Jung, Z. Shao, Y. Mu, D.C. Lee, D. Kim, Y.-S. Jeong, C.-Z. Xu (Eds.), *Emerging Directions in Embedded and Ubiquitous Computing*. XXVII, 1034 pages. 2006.
- Vol. 4096: E. Sha, S.-K. Han, C.-Z. Xu, M.H. Kim, L.T. Yang, B. Xiao (Eds.), *Embedded and Ubiquitous Computing*. XXIV, 1170 pages. 2006.
- Vol. 4090: S. Spaccapietra, K. Aberer, P. Cudré-Mauroux (Eds.), *Journal on Data Semantics VI*. XI, 211 pages. 2006.
- Vol. 4088: Z.-Z. Shi, R. Sadananda (Eds.), *Agent Computing and Multi-Agent Systems*. XVII, 827 pages. 2006. (Sublibrary LNAI).
- Vol. 4079: S. Etalle, M. Truszczyński (Eds.), *Logic Programming*. XIV, 474 pages. 2006.
- Vol. 4077: M.-S. Kim, K. Shimada (Eds.), *Advances in Geometric Modeling and Processing*. XVI, 696 pages. 2006.
- Vol. 4076: F. Hess, S. Pauli, M. Pohst (Eds.), *Algorithmic Number Theory*. X, 599 pages. 2006.
- Vol. 4075: U. Leser, F. Naumann, B. Eckman (Eds.), *Data Integration in the Life Sciences*. XI, 298 pages. 2006. (Sublibrary LNBI).
- Vol. 4074: M. Burmester, A. Yasinsac (Eds.), *Secure Mobile Ad-hoc Networks and Sensors*. X, 193 pages. 2006.
- Vol. 4073: A. Butz, B. Fisher, A. Krüger, P. Olivier (Eds.), *Smart Graphics*. XI, 263 pages. 2006.
- Vol. 4072: M. Harders, G. Székely (Eds.), *Biomedical Simulation*. XI, 216 pages. 2006.
- Vol. 4071: H. Sundaram, M. Naphade, J.R. Smith, Y. Rui (Eds.), *Image and Video Retrieval*. XII, 547 pages. 2006.
- Vol. 4070: C. Priami, X. Hu, Y. Pan, T.Y. Lin (Eds.), *Transactions on Computational Systems Biology V*. IX, 129 pages. 2006. (Sublibrary LNBI).
- Vol. 4069: F.J. Perales, R.B. Fisher (Eds.), *Articulated Motion and Deformable Objects*. XV, 526 pages. 2006.
- Vol. 4068: H. Schärfe, P. Hitzler, P. Øhrstrøm (Eds.), *Conceptual Structures: Inspiration and Application*. XI, 455 pages. 2006. (Sublibrary LNAI).
- Vol. 4067: D. Thomas (Ed.), *ECOOP 2006 – Object-Oriented Programming*. XIV, 527 pages. 2006.
- Vol. 4066: A. Rensink, J. Warmer (Eds.), *Model Driven Architecture – Foundations and Applications*. XII, 392 pages. 2006.
- Vol. 4065: P. Perner (Ed.), *Advances in Data Mining*. XI, 592 pages. 2006. (Sublibrary LNAI).
- Vol. 4064: R. Büschkes, P. Laskov (Eds.), *Detection of Intrusions and Malware & Vulnerability Assessment*. X, 195 pages. 2006.
- Vol. 4063: I. Gorton, G.T. Heineman, I. Crnkovic, H.W. Schmidt, J.A. Stafford, C.A. Szyperski, K. Wallnau (Eds.), *Component-Based Software Engineering*. XI, 394 pages. 2006.
- Vol. 4062: G. Wang, J.F. Peters, A. Skowron, Y. Yao (Eds.), *Rough Sets and Knowledge Technology*. XX, 810 pages. 2006. (Sublibrary LNAI).
- Vol. 4061: K. Miesenberger, J. Klaus, W. Zagler, A. Karshmer (Eds.), *Computers Helping People with Special Needs*. XXIX, 1356 pages. 2006.
- Vol. 4060: K. Futatsugi, J.-P. Jouannaud, J. Meseguer (Eds.), *Algebra, Meaning and Computation*. XXXVIII, 643 pages. 2006.
- Vol. 4059: L. Arge, R. Freivalds (Eds.), *Algorithm Theory – SWAT 2006*. XII, 436 pages. 2006.
- Vol. 4058: L.M. Batten, R. Safavi-Naini (Eds.), *Information Security and Privacy*. XII, 446 pages. 2006.
- Vol. 4057: J.P. W. Pluim, B. Likar, F.A. Gerritsen (Eds.), *Biomedical Image Registration*. XII, 324 pages. 2006.
- Vol. 4056: P. Flocchini, L. Gąsieniec (Eds.), *Structural Information and Communication Complexity*. X, 357 pages. 2006.
- Vol. 4055: J. Lee, J. Shim, S.-g. Lee, C. Bussler, S. Shim (Eds.), *Data Engineering Issues in E-Commerce and Services*. IX, 290 pages. 2006.
- Vol. 4054: A. Horváth, M. Telek (Eds.), *Formal Methods and Stochastic Models for Performance Evaluation*. VIII, 239 pages. 2006.
- Vol. 4053: M. Ikeda, K.D. Ashley, T.-W. Chan (Eds.), *Intelligent Tutoring Systems*. XXVI, 821 pages. 2006.
- Vol. 4052: M. Bugliesi, B. Preneel, V. Sassone, I. Wegener (Eds.), *Automata, Languages and Programming, Part II*. XXIV, 603 pages. 2006.
- Vol. 4051: M. Bugliesi, B. Preneel, V. Sassone, I. Wegener (Eds.), *Automata, Languages and Programming, Part I*. XXIII, 729 pages. 2006.
- Vol. 4049: S. Parsons, N. Maudet, P. Moraitis, I. Rahwan (Eds.), *Argumentation in Multi-Agent Systems*. XIV, 313 pages. 2006. (Sublibrary LNAI).

- Vol. 4048: L. Goble, J.-J.C. Meyer (Eds.), *Deontic Logic and Artificial Normative Systems*. X, 273 pages. 2006. (Sublibrary LNAI).
- Vol. 4047: M. Robshaw (Ed.), *Fast Software Encryption*. XI, 434 pages. 2006.
- Vol. 4046: S.M. Astley, M. Brady, C. Rose, R. Zwiggelaar (Eds.), *Digital Mammography*. XVI, 654 pages. 2006.
- Vol. 4045: D. Barker-Plummer, R. Cox, N. Swoboda (Eds.), *Diagrammatic Representation and Inference*. XII, 301 pages. 2006. (Sublibrary LNAI).
- Vol. 4044: P. Abrahamsson, M. Marchesi, G. Succi (Eds.), *Extreme Programming and Agile Processes in Software Engineering*. XII, 230 pages. 2006.
- Vol. 4043: A.S. Atzeni, A. Liroy (Eds.), *Public Key Infrastructure*. XI, 261 pages. 2006.
- Vol. 4042: D. Bell, J. Hong (Eds.), *Flexible and Efficient Information Handling*. XVI, 296 pages. 2006.
- Vol. 4041: S.-W. Cheng, C.K. Poon (Eds.), *Algorithmic Aspects in Information and Management*. XI, 395 pages. 2006.
- Vol. 4040: R. Reulke, U. Eckardt, B. Flach, U. Knauer, K. Polthier (Eds.), *Combinatorial Image Analysis*. XII, 482 pages. 2006.
- Vol. 4039: M. Morisio (Ed.), *Reuse of Off-the-Shelf Components*. XIII, 444 pages. 2006.
- Vol. 4038: P. Ciancarini, H. Wiklicky (Eds.), *Coordination Models and Languages*. VIII, 299 pages. 2006.
- Vol. 4037: R. Gorrieri, H. Wehrheim (Eds.), *Formal Methods for Open Object-Based Distributed Systems*. XVII, 474 pages. 2006.
- Vol. 4036: O. H. Ibarra, Z. Dang (Eds.), *Developments in Language Theory*. XII, 456 pages. 2006.
- Vol. 4035: T. Nishita, Q. Peng, H.-P. Seidel (Eds.), *Advances in Computer Graphics*. XX, 771 pages. 2006.
- Vol. 4034: J. Münch, M. Vierimaa (Eds.), *Product-Focused Software Process Improvement*. XVII, 474 pages. 2006.
- Vol. 4033: B. Stiller, P. Reichl, B. Tuffin (Eds.), *Performability Has its Price*. X, 103 pages. 2006.
- Vol. 4032: O. Etzion, T. Kuflik, A. Motro (Eds.), *Next Generation Information Technologies and Systems*. XIII, 365 pages. 2006.
- Vol. 4031: M. Ali, R. Dapoigny (Eds.), *Advances in Applied Artificial Intelligence*. XXIII, 1353 pages. 2006. (Sublibrary LNAI).
- Vol. 4029: L. Rutkowski, R. Tadeusiewicz, L.A. Zadeh, J. Zurada (Eds.), *Artificial Intelligence and Soft Computing – ICAISC 2006*. XXI, 1235 pages. 2006. (Sublibrary LNAI).
- Vol. 4028: J. Kohlas, B. Meyer, A. Schiper (Eds.), *Dependable Systems: Software, Computing, Networks*. XII, 296 pages. 2006.
- Vol. 4027: H.L. Larsen, G. Pasi, D. Ortiz-Arroyo, T. Andreassen, H. Christiansen (Eds.), *Flexible Query Answering Systems*. XVIII, 714 pages. 2006. (Sublibrary LNAI).
- Vol. 4026: P.B. Gibbons, T. Abdelzaher, J. Aspnes, R. Rao (Eds.), *Distributed Computing in Sensor Systems*. XIV, 566 pages. 2006.
- Vol. 4025: F. Eliassen, A. Montresor (Eds.), *Distributed Applications and Interoperable Systems*. XI, 355 pages. 2006.
- Vol. 4024: S. Donatelli, P. S. Thiagarajan (Eds.), *Petri Nets and Other Models of Concurrency – ICATPN 2006*. XI, 441 pages. 2006.
- Vol. 4021: E. André, L. Dybkjær, W. Minker, H. Neumann, M. Weber (Eds.), *Perception and Interactive Technologies*. XI, 217 pages. 2006. (Sublibrary LNAI).
- Vol. 4020: A. Bredenfeld, A. Jacoff, I. Noda, Y. Takahashi (Eds.), *RoboCup 2005: Robot Soccer World Cup IX*. XVII, 727 pages. 2006. (Sublibrary LNAI).
- Vol. 4019: M. Johnson, V. Vene (Eds.), *Algebraic Methodology and Software Technology*. XI, 389 pages. 2006.
- Vol. 4018: V. Wade, H. Ashman, B. Smyth (Eds.), *Adaptive Hypermedia and Adaptive Web-Based Systems*. XVI, 474 pages. 2006.
- Vol. 4017: S. Vassiliadis, S. Wong, T.D. Härmäläinen (Eds.), *Embedded Computer Systems: Architectures, Modeling, and Simulation*. XV, 492 pages. 2006.
- Vol. 4016: J.X. Yu, M. Kitsuregawa, H.V. Leong (Eds.), *Advances in Web-Age Information Management*. XVII, 606 pages. 2006.
- Vol. 4014: T. Uustalu (Ed.), *Mathematics of Program Construction*. X, 455 pages. 2006.
- Vol. 4013: L. Lamontagne, M. Marchand (Eds.), *Advances in Artificial Intelligence*. XIII, 564 pages. 2006. (Sublibrary LNAI).
- Vol. 4012: T. Washio, A. Sakurai, K. Nakajima, H. Takeda, S. Tojo, M. Yokoo (Eds.), *New Frontiers in Artificial Intelligence*. XIII, 484 pages. 2006. (Sublibrary LNAI).
- Vol. 4011: Y. Sure, J. Domingue (Eds.), *The Semantic Web: Research and Applications*. XIX, 726 pages. 2006.
- Vol. 4010: S. Dunne, B. Stoddart (Eds.), *Unifying Theories of Programming*. VIII, 257 pages. 2006.
- Vol. 4009: M. Lewenstein, G. Valiente (Eds.), *Combinatorial Pattern Matching*. XII, 414 pages. 2006.
- Vol. 4008: J.C. Augusto, C.D. Nugent (Eds.), *Designing Smart Homes*. XI, 183 pages. 2006. (Sublibrary LNAI).
- Vol. 4007: C. Álvarez, M. Serna (Eds.), *Experimental Algorithms*. XI, 329 pages. 2006.
- Vol. 4006: L.M. Pinho, M. González Harbour (Eds.), *Reliable Software Technologies – Ada-Europe 2006*. XII, 241 pages. 2006.
- Vol. 4005: G. Lugosi, H.U. Simon (Eds.), *Learning Theory*. XI, 656 pages. 2006. (Sublibrary LNAI).
- Vol. 4004: S. Vaudenay (Ed.), *Advances in Cryptology – EUROCRYPT 2006*. XIV, 613 pages. 2006.
- Vol. 4003: Y. Koucheryavy, J. Harju, V.B. Iversen (Eds.), *Next Generation Teletraffic and Wired/Wireless Advanced Networking*. XVI, 582 pages. 2006.
- Vol. 4001: E. Dubois, K. Pohl (Eds.), *Advanced Information Systems Engineering*. XVI, 560 pages. 2006.

2513.00元

Table of Contents

Applications

Implementation of Realtime and Highspeed Phase Detector on FPGA <i>Andre Guntoro, Peter Zipf, Oliver Soffke, Harald Klingbeil, Martin Kumm, Manfred Glesner</i>	1
Case Study: Implementation of a Virtual Instrument on a Dynamically Reconfigurable Platform <i>Gerd Van den Branden, Geert Braeckman, Abdellah Touhafi, Erik Dirkx</i>	12
Configurable Embedded Core for Controlling Electro-Mechanical Systems <i>Rodrigo Piedade, Leonel Sousa</i>	18
Evaluation of a Locomotion Algorithm for Worm-Like Robots on FPGA-Embedded Processors <i>J. Gonzalez-Gomez, I. Gonzalez, F. Gomez-Arribas, E. Boemo</i>	24
Dynamic Partial Reconfigurable FIR Filter Design <i>Yeong-Jae Oh, Hanho Lee, Chong-Ho Lee</i>	30
Event-Driven Simulation Engine for Spiking Neural Networks on a Chip <i>Rodrigo Agis, Javier Díaz, Eduardo Ros, Richard Carrillo, Eva. M. Ortigosa</i>	36
Towards an Optimal Implementation of MLP in FPGA <i>E.M. Ortigosa, A. Cañas, R. Rodríguez, J. Díaz, S. Mota</i>	46

Power

Energy Consumption for Transport of Control Information on a Segmented Software-Controlled Communication Architecture <i>Kris Heyrman, Antonis Papanikolaou, Francky Catthoor, Peter Veelaert, Koen Debosschere, Wilfried Philips</i>	52
Quality Driven Dynamic Low Power Reconfiguration of Handhelds <i>Hiren Joshi, S.S. Verma, G.K. Sharma</i>	59

An Efficient Estimation Method of Dynamic Power Dissipation on
VLSI Interconnects
Joong-ho Park, Bang-Hyun Sung, Seok-Yoon Kim 65

Image Processing

Highly Paralellized Architecture for Image Motion Estimation
Javier Díaz, Eduardo Ros, Sonia Mota, Rafael Rodriguez-Gomez 75

Design Exploration of a Video Pre-processor for an FPGA Based SoC
Niklas Lepistö, Benny Thörnberg, Mattias O’Nils 87

QUKU: A Fast Run Time Reconfigurable Platform for Image Edge
Detection
Sunil Shukla, Neil W. Bergmann, Jürgen Becker 93

Applications of Small-Scale Reconfigurability to Graphics Processors
*Kevin Dale, Jeremy W. Sheaffer, Vinu Vijay Kumar,
David P. Luebke, Greg Humphreys, Kevin Skadron* 99

An Embedded Multi-camera System for Simultaneous Localization and
Mapping
Vanderlei Bonato, José A. de Holanda, Eduardo Marques 109

Performance/Cost Trade-Off Evaluation for the DCT Implementation
on the Dynamically Reconfigurable Processor
*Vu Manh Tuan, Yohei Hasegawa, Naohiro Katsura,
Hideharu Amano* 115

Trigonometric Computing Embedded in a Dynamically Reconfigurable
CORDIC System-on-Chip
Francisco Fons, Mariano Fons, Enrique Cantó, Mariano López 122

Handel-C Design Enhancement for FPGA-Based DV Decoder
Ślawomir Cichoń, Marek Gorgoń, Mirosław Pac 128

Run-Time Resources Management on Coarse Grained, Packet-Switching
Reconfigurable Architecture: A Case Study Through the APACHES’
Platform
*Alex Ngouanga, Gilles Sassatelli, Lionel Torres, Thierry Gil,
André Borin Suarez, Altamiro Amadeu Susin* 134

A New VLSI Architecture of Lifting-Based DWT
Young-Ho Seo, Dong-Wook Kim 146

Architecture Based on FPGA's for Real-Time Image Processing <i>Ignacio Bravo, Pedro Jiménez, Manuel Mazo, José Luis Lázaro, Ernesto Martín</i>	152
Real Time Image Processing on a Portable Aid Device for Low Vision Patients <i>E. Ros, J. Díaz, S. Mota, F. Vargas-Martín, M.D. Peláez-Coca</i>	158
General Purpose Real-Time Image Segmentation System <i>S. Mota, E. Ros, J. Díaz, F. de Toro</i>	164
Organization and Architecture	
Implementation of LPM Address Generators on FPGAs <i>Hui Qin, Tsutomu Sasao, Jon T. Butler</i>	170
Self Reconfiguring EPIC Soft Core Processors <i>Rainer Scholz, Klaus Buchenrieder</i>	182
Constant Complexity Management of 2D HW Multitasking in Run-Time Reconfigurable FPGAs <i>S. Román, J. Septién, H. Mecha, D. Mozos</i>	187
Area/Performance Improvement of NoC Architectures <i>Mário P. Véstias, Horácio C. Neto</i>	193
Implementation of Inner Product Architecture for Increased Flexibility in Bitwidths of Input Array <i>Kwangsup So, Jinsang Kim, Won-Kyung Cho, Young-Soo Kim, Doug Young Suh</i>	199
A Flexible Multi-port Caching Scheme for Reconfigurable Platforms <i>Su-Shin Ang, George Constantinides, Peter Cheung, Wayne Luk</i>	205
Enhancing a Reconfigurable Instruction Set Processor with Partial Predication and Virtual Opcode Support <i>Nikolaos Vassiliadis, George Theodoridis, Spiridon Nikolaidis</i>	217
A Reconfigurable Data Cache for Adaptive Processors <i>D. Benítez, J.C. Moure, D.I. Rexachs, E. Luque</i>	230
The Emergence of Non-von Neumann Processors <i>Daniel S. Poznanovic</i>	243

Scheduling Reconfiguration Activities of Run-Time Reconfigurable
RTOS Using an Aperiodic Task Server
Marcelo Götz, Florian Dittmann 255

A New Approach to Assess Defragmentation Strategies in Dynamically
Reconfigurable FPGAs
*Manuel G. Gericota, Gustavo R. Alves, Luís F. Lemos,
José M. Ferreira* 262

A 1,632 Gate-Count Zero-Overhead Dynamic Optically Reconfigurable
Gate Array VLSI
Minoru Watanabe, Fuminori Kobayashi 268

PISC: Polymorphic Instruction Set Computers
*Stamatis Vassiliadis, Georgi Kuzmanov, Stephan Wong,
Elena Moscu-Panainte, Georgi Gaydadjiev, Koen Bertels,
Dmitry Cheresiz* 274

Networks and Communication

Generic Network Interfaces for Plug and Play NoC Based Architecture
*Sanjay Pratap Singh, Shilpa Bhoj, Dheera Balasubramanian,
Tanvi Nagda, Dinesh Bhatia, Poras Balsara* 287

Providing QoS Guarantees in a NoC by Virtual Channel Reservation
*Nikolay Kavaldjiev, Gerard J.M. Smit, Pascal T. Wolkotte,
Pierre G. Jansen* 299

Efficient Floating-Point Implementation of High-Order (N)LMS
Adaptive Filters in FPGA
Milan Tichy, Jan Schier, David Gregg 311

A Reconfigurable Architecture for MIMO Square Root Decoder
Hongzhi Wang, Pierre Leray, Jacques Palicot 317

Security

Time-Memory Trade-Off Attack on FPGA Platforms: UNIX Password
Cracking
Nele Mentens, Lejla Batina, Bart Preneel, Ingrid Verbauwhede 323

Updates on the Security of FPGAs Against Power Analysis Attacks
F.-X. Standaert, F. Mace, E. Peeters, J.-J. Quisquater 335

Reconfigurable Modular Arithmetic Logic Unit for High-Performance Public-Key Cryptosystems <i>K. Sakiyama, N. Mentens, L. Batina, B. Preneel, I. Verbauwhede</i>	347
FPGA Implementation of a $GF(2^m)$ Tate Pairing Architecture <i>Maurice Keller, Tim Kerins, Francis Crowe, William Marnane</i>	358
Iterative Modular Division over $GF(2^m)$: Novel Algorithm and Implementations on FPGA <i>Guerric Meurice de Dormale, Jean-Jacques Quisquater</i>	370
Mobile Fingerprint Identification Using a Hardware Accelerated Biometric Service Provider <i>David Rodríguez, Juan M. Sánchez, Arturo Duran</i>	383
UNITE: Uniform Hardware-Based Network Intrusion deTection Engine <i>S. Yusuf, W. Luk, M.K.N. Szeto, W. Osborne</i>	389
Tools	
Impact of Loop Unrolling on Area, Throughput and Clock Frequency in ROCCC: C to VHDL Compiler for FPGAs <i>Betul Buyukkurt, Zhi Guo, Walid A. Najjar</i>	401
Automatic Compilation Framework for Bloom Filter Based Intrusion Detection <i>Dinesh C. Suresh, Zhi Guo, Betul Buyukkurt, Walid A. Najjar</i>	413
A Basic Data Routing Model for a Coarse-Grain Reconfigurable Hardware <i>Jie Guo, Gleb Belov, Gerhard P. Fettweis</i>	419
Hardware and a Tool Chain for ADRES <i>Bjorn De Sutter, Bingfeng Mei, Andrei Bartic, Tom Vander Aa, Mladen Berekovic, Jean-Yves Mignolet, Kris Croes, Paul Coene, Miro Cupac, Aïssa Couvreur, Andy Folens, Steven Dupont, Bert Van Thielen, Andreas Kanstein, Hong-Seok Kim, Suk Jin Kim</i>	425
Integrating Custom Instruction Specifications into C Development Processes <i>Jack Whitham, Neil Audsley</i>	431

A Compiler-Oriented Architecture Description for Reconfigurable Systems
 Jens Braunes, Rainer G. Spallek 443

Dynamic Instruction Merging and a Reconfigurable Array: Dataflow Execution with Software Compatibility
 Antonio Carlos S. Beck, Victor F. Gomes, Luigi Carro 449

High-Level Synthesis Using SPARK and Systolic Array
 Jae-Jin Lee, Gi-Yong Song 455

Super Semi-systolic Array-Based Application-Specific PLD Architecture
 Jae-Jin Lee, Gi-Yong Song 461

Author Index 467