


HP 1000 E-Series Computer HP 2109B and HP 2113B Operating and Reference Manual



HP 1000 E-Series Computer

HP 2109B and HP 2113B

operating and reference manual

MANUAL SUPPLEMENT

FEDERAL COMMUNICATIONS COMMISSION RADIO FREQUENCY INTERFERENCE STATEMENT

THE FEDERAL COMMUNICATIONS COMMISSION (47CFR 15.805) HAS SPECIFIED THAT THE FOLLOWING NOTICE BE BROUGHT TO THE ATTENTION OF THE USERS OF THIS PRODUCT.

Warning: This equipment generates, uses, and can radiate radio frequency energy and if not installed and used in accordance with the instruction manual, may cause interference to radio communications. As temporarily permitted by regulation it has not been tested for compliance with the limits for Class A computing devices pursuant to Subpart J of Part 15 of FCC Rules, which are designed to provide reasonable protection against such interference. Operation of this equipment in a residential area is likely to cause interference in which case the user at his own expense will be required to take whatever measures may be required to correct the interference.

Insert this notice following the title page of the attached manual or in the front of the binder, when binder is provided.

CONTENTS

Section I	Page
SYSTEM FEATURES	
Architecture	1-1
User Microprogramming	1-1
Self-Test Diagnostics	1-1
Local and Remote Bootstrap Loaders	1-1
Power System	1-2
Memory System	1-2
Input/Output System	1-2
Software	1-2
Specifications	1-3
System Expansion and Enhancement	1-3
Section II	Page
OPERATING PROCEDURES	
Hardware Registers	2-1
A-Register	2-1
B-Register	2-1
M-Register	2-1
T-Register	2-1
P-Register	2-1
S-Register	2-1
Extend Register	2-1
Overflow Register	2-1
Display Register	2-1
X- and Y-Registers	2-2
Operator Panel and Power Supply Operating Controls	2-2
Rear Panel	2-2
Internal Switches	2-8
Operating Procedures	2-8
Cold Power-Up	2-8
Loading Programs Manually	2-8
Loading Programs from Paper Tape Reader	2-8
Loading Programs from Disc Drive	2-9
Loading Programs from Other Loading Devices	2-9
Verifying Programs	2-10
Running Programs	2-10
Special Register Display Mode	2-10
X- and Y- (x and y) Registers	2-11
DMS Map (m, t, and f) Registers	2-11
Status (s) Register	2-11
Shutdown Procedures	2-11
Shutdown (Memory Sustained)	2-11
Shutdown (Memory Not Sustained)	2-12
Remote Program Loading	2-12
Self-Test Firmware Diagnostics	2-12
Test Descriptions	2-12
Test 1	2-12
Test 2	2-12
Test 3	2-12
Text Execution	2-15
Exchanging I/O Interfaces	2-15
Halt Codes	2-16
Abnormal Indications	2-16
Section III	Page
PROGRAMMING INFORMATION	
Data Formats	3-1
Addressing	3-1
Paging	3-1

Direct and Indirect Addressing	3-3
Reserved Memory Locations	3-3
Nonexistent Memory	3-4
Base Set Instruction Formats	3-4
Memory Reference Instructions	3-4
Register Reference Instructions	3-4
Input/Output Instructions	3-4
Extended Arithmetic Memory Reference Instructions	3-5
Extended Arithmetic Register Reference Instructions	3-5
Extended Instructions	3-5
Floating Point Instructions	3-5
Base Set Instruction Coding	3-5
Memory Reference Instructions	3-5
Register Reference Instructions	3-7
Shift/Rotate Group	3-7
Alter/Skip Group	3-10
Input/Output Instructions	3-12
Extended Arithmetic Memory Reference Instructions	3-13
Extended Arithmetic Register Reference Instructions	3-14
Extended Instruction Group	3-16
Index Register Instructions	3-16
Jump Instructions	3-19
Byte Manipulation Instructions	3-20
Bit Manipulation Instructions	3-21
Word Manipulation Instructions	3-22
Floating Point Instructions	3-23
Instruction Execution Times	3-24
Fast FORTRAN Instructions	3-28
Extended Precision Operations	3-31
Execution Times and Interrupts	3-33
Assembly Language	3-33
RTE Implementation	3-34

Section IV	Page
DYNAMIC MAPPING SYSTEM	
Memory Addressing	4-1
Map Register Loading	4-1
Status and Violation Registers	4-1
Map Segmentation	4-3
Power Fail Characteristics	4-3
DMS Instruction Coding	4-3
Instruction Execution Times	4-11
Sample Map Load/Enable Routine	4-11
Additional DMS Definitions	4-11
Alternate Map	4-11
Protected Mode	4-11
MEM Violations	4-11
DCPC Operation in a DMS Environment	4-12

Section V	Page
MICROPROGRAMMING	
The Microprogrammed Computer	5-1
The Microprogrammable Computer	5-1
Customized Instructions	5-1
System Speed	5-1
Memory Space and Security	5-2
Developing Microprograms	5-2

CONTENTS (continued)

Support for the Microprogrammer	5-2
Optional Instruction Sets	5-4
Dynamic Mapping System	5-4
Fast FORTRAN Processor	5-4
Conclusion	5-4

Section VI	Page
INTERRUPT SYSTEM	
Power Fail Interrupt	6-1
Parity Error Interrupt	6-3
Memory Protect/DMS Interrupt	6-4
Dual-Channel Port Controller Interrupt	6-6
Input/Output Interrupt	6-6
Central Interrupt Register	6-6
Interrupt System Control	6-6

Section VII	
INPUT/OUTPUT SYSTEM	
Input/Output Addressing	7-1
Input/Output Priority	7-1
Interface Elements	7-3
Control Bit	7-3
Flag Bit	7-3
Buffer	7-4
I/O Data Transfers	7-4
Wait-for-Flag Transfers	7-4

Input Data	7-4
Output Data	7-4
Interrupt Transfers	7-4
Input Data	7-5
Output Data	7-6
Dual-Channel Port Controller	7-7
DCPC Input Data Transfer	7-7
DCPC Output Data Transfer	7-8
DCPC Output Transfer Initialization	7-9
Output Initialization Method 1	7-9
Output Initialization Method 2	7-9
DCPC Control Words	7-10

Appendix	Page
Computer Physical Layout	A-2
Character Codes	A-3
Octal Arithmetic	A-4
Octal/Decimal Conversions	A-5
Mathematical Equivalents	A-6
Octal Combining Tables	A-8
Instruction Codes in Octal	A-9
Base Set Instruction Codes in Binary	A-10
Dynamic Mapping System Instruction Codes in Binary	A-12
Extend and Overflow Examples	A-13
Interrupt and I/O Control Summary	A-14

ILLUSTRATIONS

Title	Page
HP 1000 E-Series Microprogrammable Computers ..	1-0
Operator Panel and Power Supply Controls and Indicators	2-2
HP 2109B Rear Panel and I/O PCA Cage	2-6
HP 2113B Rear Panel and I/O PCA Cage	2-7
Remote Program Load Routine	2-13
Data Formats and Octal Notation	3-2
Base Set Instruction Formats	3-4
Shift and Rotate Functions	3-7
Examples of Double-Word Shifts and Rotates	3-15
Basic Memory Addressing Scheme	4-1
Expanded Memory Addressing Scheme	4-1
Basic Word Format Vs Map Register Format	4-1

Title	Page
Map Segmentation	4-3
Microprogram Development Cycle	5-3
Input/Output System	7-1
I/O Address Assignments	7-2
Priority Linkage	7-2
Interrupt Sequences	7-3
Input Data Transfer (Interrupt Method)	7-5
Output Data Transfer (Interrupt Method)	7-6
DCPC Input Data Transfer	7-7
DCPC Output Data Transfer — Method 1	7-8
Five Word DCPC Output Transfer — Method 2 ...	7-10
DCPC Control Word Formats	7-10

TABLES

Title	Page
Specifications	1-3
Options and Accessories	1-10
Operator Panel Control and Indicator Functions ...	2-3
HP 2109B Rear Panel Features	2-6
HP 2113B Rear Panel Features	2-7
Starting Address Vs Memory Size	2-9
Optional Loader Selection	2-10
Halt Codes	2-15
Abnormal Indications	2-15
Memory Paging	3-3
Reserved Memory Locations	3-3
Shift/Rotate Group Combining Guide	3-8
Alter/Skip Group Combining Guide	3-10
Typical Base Set Instruction Execution Times	3-25

Title	Page
Typical Fast FORTRAN Processor Instruction Execution Time	3-33
MEM Status Register Format	4-2
MEM Violation Register Format	4-2
Typical DMS Instruction Execution Times	4-13
Sample DMS Load/Enable Routine	4-15
HP 2109B Interrupt Assignments	6-1
HP 2113B Interrupt Assignments	6-1
Sample Power Fail Subroutine	6-2
Sample Memory Protect, Parity Error, and DMS Subroutine	6-5
Noninterrupt Transfer Example Routines	7-4
DCPC Input Initialization Program	7-11
DCPC Output Initialization Program — Method 1 .	7-12
DCPC Output Initialization Program — Method 2 .	7-13

ALPHABETICAL INDEX OF STANDARD INSTRUCTIONS


Instruction	Page	Instruction	Page
ADA Add to A	3-5	JLY Jump and Load Y	3-19
ADB Add to B	3-5	JMP Jump	3-6
ADX Add Memory to X	3-16	JPY Jump Indexed by Y	3-20
ADY Add Memory to Y	3-16	JSB Jump to Subroutine	3-6
ALF Rotate A Left Four	3-8	LAX Load A Indexed by X	3-17
ALR A Left Shift, Clear Sign	3-8	LAY Load A Indexed by Y	3-18
ALS A Left Shift	3-8	LBT Load Byte	3-20
AND "And" to A	3-6	LBX Load B Indexed by X	3-18
ARS A Right Shift	3-8	LBY Load B Indexed by Y	3-18
ASL Arithmetic Shift Left (32)	3-14	LDA Load A	3-6
ASR Arithmetic Shift Right (32)	3-14	LDB Load B	3-6
BLF Rotate B Left Four	3-8	LDX Load X from Memory	3-18
BLR B Left Shift, Clear Sign	3-8	LDY Load Y from Memory	3-18
BLS B Left Shift	3-8	LIA Load Input to A	3-12
BRS B Right Shift	3-9	LIB Load Input to B	3-12
CAX Copy A to X	3-16	LSL Logical Shift Left (32)	3-16
CAY Copy A to Y	3-16	LSR Logical Shift Right (32)	3-16
CBS Clear Bits	3-21	MBT Move Bytes	3-21
CBT Compare Bytes	3-20	MIA Merge Into A	3-12
CBX Copy B to X	3-16	MIB Merge Into B	3-12
CBY Copy B to Y	3-17	MPY Multiply	3-14
CCA Clear and Complement A	3-10	MVW Move Words	3-23
CCB Clear and Complement B	3-10	NOP No Operation	3-9
CCE Clear and Complement E	3-10	OTA Output A	3-13
CLA Clear A	3-10	OTB Output B	3-13
CLB Clear B	3-10	RAL Rotate A Left	3-9
CLC Clear Control	3-12	RAR Rotate A Right	3-9
CLE Clear E	3-9,3-10	RBL Rotate B Left	3-9
CLF Clear Flag	3-12	RBR Rotate B Right	3-10
CLO Clear Overflow	3-12	RRL Rotate Left (32)	3-16
CMA Complement A	3-10	RRR Rotate Right (32)	3-16
CMB Complement B	3-11	RSS Reverse Skip Sense	3-11
CME Complement E	3-11	SAX Store A Indexed by X	3-18
CMW Compare Words	3-22	SAY Store A Indexed by Y	3-19
CPA Compare to A	3-6	SBS Set Bits	3-22
CPB Compare to B	3-6	SBT Store Byte	3-21
CXA Copy X to A	3-17	SBX Store B Indexed by X	3-19
CXB Copy X to B	3-17	SBY Store B Indexed by Y	3-19
CYA Copy Y to A	3-17	SEZ Skip if E is Zero	3-11
CYB Copy Y to B	3-17	SFB Scan For Byte	3-21
DIV Divide	3-14	SFC Skip if Flag Clear	3-13
DLD Double Load	3-14	SFS Skip if Flag Set	3-13
DST Double Store	3-14	SLA Skip if LSB of A is Zero	3-10,3-11
DSX Decrement X and Skip if Zero	3-17	SLB Skip if LSB of B is Zero	3-10,3-11
DSY Decrement Y and Skip if Zero	3-17	SOC Skip if Overflow Clear	3-13
ELA Rotate E Left with A	3-9	SOS Skip if Overflow Set	3-13
ELB Rotate E Left with B	3-9	SSA Skip if Sign of A is Zero	3-11
ERA Rotate E Right with A	3-9	SSB Skip if Sign of B is Zero	3-11
ERB Rotate E Right with B	3-9	STA Store A	3-7
FAD Floating Point Add	3-23	STB Store B	3-7
FDV Floating Point Divide	3-23	STC Set Control	3-13
FIX Floating Point to Integer	3-23	STF Set Flag	3-13
FLT Integer to Floating Point	3-24	STO Set Overflow	3-13
FMP Floating Point Multiply	3-24	STX Store X to Memory	3-19
FSB Floating Point Subtract	3-24	STY Store Y to Memory	3-19
HLT Halt	3-12	SZA Skip if A is Zero	3-11
INA Increment A	3-11	SZB Skip if B is Zero	3-11
INB Increment B	3-11	TBS Test Bits	3-22
IOR "Inclusive Or" to A	3-6	XAX Exchange A and X	3-19
ISX Increment X and Skip if Zero	3-17	XAY Exchange A and Y	3-19
ISY Increment Y and Skip if Zero	3-17	XBX Exchange B and X	3-19
ISZ Increment and Skip if Zero	3-6	XBY Exchange B and Y	3-19
		XOR "Exclusive Or" to A	3-7

ALPHABETICAL INDEX OF FAST FORTRAN PROCESSOR INSTRUCTIONS

Instruction	Page	Instruction	Page
DBLE Single Floating Point to Extended Floating Point	3-28	.GOTO Transfer Control	3-29
DDINT Extended Floating Point Truncation	3-28	.PACK Normalize Floating Point Quantity	3-29
SNGL Extended Floating Point to Single Floating Point	3-28	.PWR2 X Times 2 to the Power N	3-30
XADD Extended Floating Point Add	3-32	.XADD Extended Floating Point Add	3-31
XDIV Extended Floating Point Divide	3-33	.XCOM Complement Extended Floating Point Add	3-30
XMPY Extended Floating Point Multiply	3-32	.XDIV Extended Floating Point Divide	3-32
XSUB Extended Floating Point Subtract	3-32	.XFER Transfer Extended Floating Point	3-30
.CFER Transfer Complex or Double Floating Point	3-29	.XMPY Extended Floating Point Multiple	3-31
.DFER Transfer Extended Floating Point	3-29	.XPAK Normalize and Pack Extended Floating	3-30
.ENTP Transfer Parameter Addresses	3-29	.XSUB Extended Floating Point Subtract	3-31
.ENTR Transfer Parameter Addresses	3-29	..DCM Complement and Normalize Extended Floating Point	3-30
.FLUN Unpack Floating Point Quantity	3-29	..MAP Compute Array Element Address	3-30
		.\$SETP Set a Table	3-31


ALPHABETICAL INDEX OF DYNAMIC MAPPING SYSTEM INSTRUCTIONS

Instruction	Page	Instruction	Page
DJP Disable MEM and JMP	4-3	SJP Enable System Map and JMP	4-7
DJS Disable MEM and JSB	4-3	SJS Enable System Map and JSB	4-7
JRS Jump and Restore Status	4-3	SSM Store Status Register Into Memory	4-7
LFA Load Fence From A	4-4	SYA Load/Store System Map per A	4-7
LFB Load Fence From B	4-4	SYB Load/Store System Map per B	4-8
MBF Move Bytes From Alternate Map	4-4	UJP Enable User Map and JMP	4-8
MBI Move Bytes Into Alternate Map	4-4	UJS Enable User Map and JSB	4-8
MBW Move Bytes Within Alternate Map	4-5	USA Load/Store User Map per A	4-8
MWF Move Words From Alternate Map	4-5	USB Load/Store User Map per B	4-9
MWI Move Words Into Alternate Map	4-5	XCA Cross Compare A	4-9
MWW Move Words Within Alternate Map	4-5	XCB Cross Compare B	4-9
PAA Load/Store Port A Map per A	4-6	XLA Cross Load A	4-9
PAB Load/Store Port A Map per B	4-6	XLB Cross Load B	4-9
PBA Load/Store Port B Map per A	4-6	XMA Transfer Maps Internally per A	4-9
PBB Load/Store Port B Map per B	4-6	XMB Transfer Maps Internally per B	4-10
RSA Read Status Register Into A	4-6	XMM Transfer Maps or Memory	4-10
RSB Read Status Register Into B	4-6	XMS Transfer Maps Sequentially	4-10
RVA Read Violation Register Into A	4-7	XSA Cross Store A	4-10
RVB Read Violation Register Into B	4-7	XSB Cross Store B	4-11



HP 2109B

7700-82



HP 2113B

7700-83

Figure 1-1. HP 1000 E-Series Microprogrammable Computers

The HP 1000 E-Series computers HP 2109B and HP 2113B shown in figure 1-1 are high-performance machines designed to satisfy a wide range of computing needs. Because of a unique design philosophy, many features have been incorporated as standard in the E-Series; this same philosophy allows optional features to be added at low cost. E-Series computers have traditional HP quality and reliability built in from the ground up and compatibility with previous Hewlett-Packard computers is maintained. HP 1000 E-Series computers (hereafter referred to as E-Series computers), provide very cost-effective solutions to a variety of systems applications.

1-1. ARCHITECTURE

E-Series computers have a proven architecture that features a fully microprogrammed processor, including all arithmetic functions, input/output, and operator panel control. Four general purpose registers are available, two of which may be used as index registers. There are 128 standard instructions including index instructions, integer and floating point arithmetic instructions, input/output instructions, and a full complement of instructions for logical operations as well as bit and byte manipulation.

The E-Series computers have been optimized for performance. At the heart of the computer is a microprogrammed control section that directs the operations of the other functional units of the computer. In the E-Series, the control section has been speeded up for certain operations due to a sophisticated technique of varying the microinstruction cycle time. In addition, the efficiency of the microprogrammed routines that determine the machine language operation has been increased. The result is a high-performance computer that retains compatibility with earlier Hewlett-Packard computers and the flexibility of user microprogramming. The central processor unit (CPU) to memory interface is totally asynchronous in E-Series computers, thus assuring that faster memory speeds can be used to good advantage.

For those applications where even the HP standard set of instructions is not enough, E-Series computer users may expand their instruction repertoire by using HP-supplied instruction sets. Off-the-shelf enhancements include the Dynamic Mapping System (DMS) for expanded memory management and the Fast FORTRAN Processor for fast handling of compiler and extended precision routines.

1-2. USER MICROPROGRAMMING

The power and flexibility of microprogramming is made readily available to the E-Series computer user through

the microinstruction set of 211 micro-orders. Microprogrammers have access to 12 special scratch pad registers in addition to the other internal registers of the E-Series, and may address up to 16K, 24-bit words of control store. E-Series computers also support up to three levels of nested subroutines in microprograms. Closely resembling assembly language programming in simplicity, microprogramming offers the advantages of speed and security as well as the ability to expand the instruction set to meet any computing need. Microprogramming is supported by Hewlett-Packard through software assembly and debug packages and customer training courses. User-developed microprograms may be permanently fused in programmable Read-Only Memory (pROM) chips for mounting on the Firmware Accessory Board, or may be loaded into Writable Control Store (WCS) modules where they can be dynamically altered.

1-3. SELF-TEST DIAGNOSTICS

A comprehensive set of diagnostic routines permanently stored in Read-Only Memory (ROM) are standard in E-Series computers. Two of these routines, executed each time the IBL/TEST functions is performed, tests the CPU and the enabled memory (up to 32K) for quick verification of operating condition. A third test, executed every time the machine is powered up, tests the CPU and all installed memory.

1-4. LOCAL AND REMOTE BOOTSTRAP LOADERS

The initial binary loading (IBL) function is easily performed on E-Series computers. For local bootstrap loading, a 64-word ROM-resident IBL program is called by pushbutton switch on the operator panel. A paper tape loader ROM and a disc loader ROM are standard. One or two additional loader ROM's may be included; these programs may be purchased as accessories or may be user-generated.

Computers at remote sites can be force-loaded from a central location through the use of the Remote Program Load (RPL) capability. All of the information normally keyed into the operator panel is set in a special set of switches on the CPU board so that the bootstrapping sequence may be initiated from a remote site.

1-5. POWER SYSTEM

E-Series computers are equipped with power systems designed to continue normal operations in environments where power may fluctuate widely. Input line voltages and frequencies may vary widely without affecting the operation of the computer. The optional Power Fail Recovery System provides automatic restart capability and, depending on the memory size, also provides between 1.75 and 4.25 hours of memory sustaining power in the event of complete power failure. (See Power Fail Recovery System specifications in table 1-1.)

1-6. MEMORY SYSTEMS

The HP 1000 E-Series computers are available with a variety of semiconductor memory systems. The memory systems are based on 16k-bit MOS/RAM semiconductor chips that offer field-proven reliability and economy. The Standard Performance Memory System consists of an HP 2102B memory controller and one or more 64k byte (12746A) or 128k byte (12747A) memory modules. The Standard Performance Memory System has a system cycle time of 595 nanoseconds. The High Performance Memory System consists of an HP 2102E memory controller and one or more 64k byte (12746H) or 128k byte (12747H) memory modules. The latest MOS/RAM technology combined with extensive testing assures maximum reliability.

The Fault Control Memory System provides fault-secure memory operation for the HP 1000 family of computers. These systems are offered in Standard and High Performance versions. The Standard version consists of an HP 2102C memory controller and one or more check bit array boards, along with the appropriate memory modules (12746A or 12747A). The High Performance Fault Control Memory System consists of an HP 2102H memory controller and one or more check bit array boards. 12746H or 12747H memory modules are used. Both of these systems are capable of correcting all single-bit errors, and of detecting all double-bit and most multiple-bit errors. The fault control systems are particularly valuable in computer systems with large amounts of memory or where fault-secure operation is essential.

Addressing physical memory configurations larger than 64k bytes is possible only through the use of the HP 13305A Dynamic Mapping System. The Dynamic Mapping System (DMS), which is a combination of hardware and firmware, is a powerful memory management scheme that allows E-Series computer users to address up to two million bytes of memory and provides read and/or write protection of each individual 2048 byte page. Four independent memory maps are provided, one for the system, one for the user, and two Port Controller maps for direct memory access operations. Control of the DMS is implemented through the use of 38 instructions.

1-7. INPUT/OUTPUT

The input/output system for E-Series computers features a multilevel vectored priority interrupt structure. There are 60 distinct interrupt levels, each of which has a unique priority assignment. Any I/O device can be selectively enabled or disabled, or the entire interrupt system (except power fail and parity error interrupts) can be enabled or disabled under program control.

Data transfer between the computer and I/O devices may take place under program control, Dual Channel Port Controller (DCPC) control, or under microprogram control. The DCPC provides two direct links between memory and I/O devices and is program assignable to any two devices. DCPC transfers occur on an I/O cycle-stealing basis not subject to the I/O priority interrupt structure. The total bandwidth through both DCPC channels is 2.0 million bytes per second (input); see Direct Memory Access specifications in table 1-1 for the output transfer rates and the DCPC latency times. For applications where higher transfer rates are desirable, E-Series computers have a special microprogrammed I/O capability that will allow transfer rates of up to 3.18 million bytes per second. This capability can be attained by making simple modifications to the interface hardware and by writing a block I/O control microprogram.

The HP 2109B Computer has nine I/O channels in the mainframe; the HP 2113B Computer has fourteen. The number of available channels may be increased by adding one or two HP 12979B I/O Extenders, providing sixteen channels each. All I/O channels are fully powered, buffered, and bidirectional. Because of the modular design of the E-Series computers, mainframe memory capacity is completely independent of I/O capacity so that either memory or I/O modules may be added without taking valuable mainframe space from the other. A full line of I/O interface controllers is available with E-Series computers for interfacing to any of the broad line of HP manufactured peripherals or to specialized devices.

1-8. SOFTWARE

The E-Series computers are fully program compatible with earlier Hewlett-Packard computers so that the user may take advantage of many man-years of software development.

A wide range of operating system software is available. The Real-Time Executive (RTE) systems are multiprogramming systems that permit priority scheduling of several real-time programs while concurrent background processing takes place. RTE software contains all the tools needed for dynamic control of real-time events and has an efficient file management capability for data processing applications. The most powerful version, RTE-IVB, supports up to 2,048 megabytes of memory managed by the Dynamic Mapping System.

Languages supported by Hewlett-Packard operating systems include two high-level compilers: HP FORTRAN IV; and HP BASIC; plus an extended, efficient assembler that is callable by FORTRAN. Utility software includes a debugging routine, and editor, and an extensive library of commonly used computational routines.

E-Series computer users may also take advantage of a wide variety of thoroughly tested and documented programs that have been contributed to the Hewlett-Packard User Library.

High Performance, and Fault Control Memory Systems. Both computers have been product accepted by the Underwriters' Laboratories (UL) and the Canadian Standards Association (CSA).

1-10. SYSTEM EXPANSION AND ENHANCEMENT

1-9. SPECIFICATIONS

Table 1-1 lists the specifications for the HP 2109B and the HP 2113B Computers and the Standard Performance,

Table 1-2 lists the options and accessories available to expand or enhance the computer system.

Table 1-1. Specifications

CENTRAL PROCESSOR	
Address Space:	4,096 bytes (direct addressing) 65,536 bytes (indirect addressing) 2,097,152 bytes with Dynamic Mapping System (optional)
Word Size:	16 bits
Instruction Set:	128 standard instructions
Memory Reference:	14
Register Reference:	43
Input/Output:	13
Extended Arithmetic:	10
Index:	32
Bit Byte, Word Manipulation:	10
Floating Point:	6
Registers:	10
Accumulators:	Two (A and B), 16 bits each. Explicitly addressable; also addressable as memory locations.
Index:	Two (X and Y), 16 bits each
Memory Control:	Two (T and P), 16 bits each; one (M), 15 bits.
Supplementary:	Two (Overflow and Extend), one bit each
Display:	One, 16 bits
CONTROL PROCESSOR	
Address Space:	16,384 words (64 modules of 256 words each)
Word Size:	24 bits
Word Formats:	Four
Word Fields:	Five
Instruction Execution Time:	Variable; 175 nS or 280 nS

Table 1-1. Specifications (Continued)

CONTROL PROCESSOR (Continued)

Micro-Orders (Microinstructions):	211
Operations:	15
Special:	32
ALU and Conditional:	68
Store:	32
S-Bus:	32
Reverse Skip Sense	32

INITIAL BINARY LOADERS

ROM resident; capacity of four 64-word programs callable from operator panel. Computer can be configured for forced cold loading from a remote site.

SELF-TEST

Automatic tests of CPU and memory operating condition. Executed on cold power-up and whenever operator panel IBL/TEST switch is pressed.

INPUT/OUTPUT**Interrupt Structure:**

Multilevel vectored priority interrupt; priority determined by interrupt location.

I/O SYSTEM SIZE	HP 2109B	HP 2113B
Standard I/O Channels	9	14
With One Extender	25	30
With Two Extenders	41	46

Compatibility:

Instruction set and program compatible with HP 1000 E-Series computers (time loop programs excepted).

Current Available for:

I/O and Accessories

Model	+5V	+12V	-12V	-2V
2109B	38.8A	2.5A	2.0A	4.0A
2113B	38.8A	2.5A	2.0A	4.0A

Table 1-1. Specifications (Continued)

INPUT/OUTPUT (Continued)**DC Required:**

Model	+5V (with PFRS)⁴	+5V (w/o PFRS)	-2V
12892B Memory Protect	1.3A	1.3A	0.05A
12897A DCPC	2.4A	2.4A	0.05A
12731A Memory Expansion Mod.	3.9A	3.9A	—
13307A DMI	0.78A	0.78A	—
13306A FFP	1.8A	1.8A	—
13197A 1k WCS	2.2A	2.2A	—
12990B Memory Extender	—	—	—
12992 Loader ROMs (each)	0.13A	0.13A	—
12979B I/O Ext. Buffer Card	2.0A	2.0A	1.35A
2102B Memory Controller	1.2A	1.7A	0.01A
2102C Fault Memory Controller	3.3A	4.1A	—
12779A Check Bit Array	0.25A	0.9A	—
12780A Check Bit Array	0.3A	1.1A	—
12746A 64k Byte Memory Module	0.475A	1.075A	—
12747A 128k Byte Memory Module	0.475A	1.075A	—
2102E Memory Controller	2.56A	3.2A	—
2102H Fault Memory Controller	3.3A	4.1A	—
12779H Check Bit Array	0.25A	0.9A	—
12780H Check Bit Array	0.3A	1.1A	—
12746H 64k Byte Memory Module	0.475A	1.075A	—
12747H 128k Byte Memory Module	0.475A	1.075A	—
13047A 2k UCS	7.39A ¹	7.39A ¹	—
13304A Firmware Accessory Board	1.8A ²	1.8A ²	—
12791A Firmware Expansion Mod.	5.4A ³	5.4A ³	—

¹ 1.15A + 0.78A for each 256 instructions; 7.39A when fully loaded.

² Due to power saver circuit, this is the maximum current regardless of amount of microcode loaded on the board.

³ 1.2A + 0.525A for each of 8 blocks of instructions words; 5.4A fully loaded.

⁴ +5V current requirements with 12944A or 12991B Power Fail Recovery System installed. The difference in the two +5V current requirements is the current drawn by memory products operating totally from the Power Fail Recovery System.

DIRECT MEMORY ACCESS

Available only with DCPC accessory.

Number of Channels:

Two

Word Size:

16 bits

Maximum Transfer Block Size:

32,768 words

I/O Assignable:

Assignable to any two I/O channels; all logic necessary to facilitate bi-directional direct memory transfer to and from I/O is contained on DCPC (controller).

DIRECT MEMORY ACCESS (Continued)**Transfer Rate:**

(All rates in Mbytes/s)

(Standard Performance Memory)

HP 2102B	Minimum	Typical	Maximum
Input w/DMS	1.884	1.950	2.098
w/o DMS			
Output w/DMS	1.626	1.676	1.782
w/o DMS	1.672	1.778	1.938
HP 2102C			
Input w/DMS	1.946	1.018	2.096
w/o DMS			
Output w/DMS	1.586	1.626	1.726
w/o DMS	1.670	1.724	1.780
HP 2102E			
Input w/DMS	2.282	2.284	2.284
w/o DMS			
Output w/DMS	2.038	2.114	2.196
w/o DMS	2.196	2.284	2.284
HP 2102H			
Input w/DMS	2.28	2.28	2.28
w/o DMS			
Output w/DMS	1.902	1.968	2.038
w/o DMS	2.038	2.114	2.196

(Standard Performance Fault Control Memory)

(High Performance Memory)

(High Performance Fault Control Memory)

DCPC Latency (Channel 1):

Latency is defined as the time interval between the generation of a Service Request (SRQ) signal by an I/O device through the initiation of a DCPC channel 1 cycle to the completion of the I/O data transfer to or from the I/O interface PCA. Subsequent consecutive cycles execute at a specified DCPC rate.

Input and Output Latency Times:

(Times in us)

(Standard Performance Memory)

HP 2102B	Minimum	Typical	Maximum
Input w/o DMS	2.73	2.91	3.15
w/DMS	2.84	3.12	3.26
Output w/o DMS	3.43	3.64	3.95
w/DMS	3.57	3.92	4.10
HP 2102C			
Input w/o DMS	2.98	3.12	3.26
w/DMS	3.09	3.33	3.46
Output w/o DMS	3.75	3.93	4.11
w/DMS	3.89	4.21	4.36
HP 2102E			
Input w/o DMS	2.21	2.21	2.28
w/DMS	2.24	2.28	2.35
Output w/o DMS	2.75	2.75	2.84
w/DMS	2.80	2.87	2.98
HP 2102H			
Input w/o DMS	2.31	2.42	2.52
w/DMS	2.38	2.56	2.74
Output w/o DMS	2.84	2.94	3.05
w/DMS	2.98	3.16	3.33

(Standard Performance Fault Control Memory)

(High Performance Memory)

(High Performance Fault Control Memory)

Table 1-1. Specifications (Continued)

DIRECT MEMORY ACCESS (Continued)

A USER MICROCODE sequence of seven consecutive reads may provide conditions to produce the absolute worst case latency time. The absolute worst case latency times are as follows:

Memory System	Input	Output
HP 2102B	4.095 us	4.935 us
HP 2102C	5.125 us	6.031 us
HP 2102E	3.050 us	3.681 us
HP 2102H	3.510 us	4.100 us

PHYSICAL CHARACTERISTICS**Width:**

42.6cm (16 3/4 in) behind rack mount; 48.3cm (19 in) front panel width on sides

Depth:

59.7cm (23 1/2 in); 58.4cm (23 in) behind rack mounting ears

Model	HP 2109B	HP 2113B
Height	22.2cm (8-3/4 in)	31.1cm (12-1/4 in)
Weight	20.4kg (45 lbs)	29.5kg (65 lbs)

ELECTRICAL CHARACTERISTICS**Line Voltage:**

88 to 132 Vac; 176 to 264 Vac

Line Frequency:

47.5 to 66 Hz

Power Dissipation:

770 watts (maximum)

Power Supply:

Sustains computer over a line loss of no greater than 8 ms at the minimum line (mains) voltage.

Input Line Transients:

Sustains $\pm 500V$, $50\mu s$ pulse on power lines; sustains $\pm 1kV$, 100ns pulses on power lines.

Output Protection:

All regulated voltages protected from overvoltage and overcurrent conditions.

Output Voltage Regulation:

$\pm 5\%$ (except $-2V$ is $\pm 10\%$, and $+30V$ is unregulated).

Thermal Sensing:

Monitors internal temperature and automatically shuts down when computer temperature exceeds operating temperature. Resets automatically when temperature returns to operating temperature.

ENVIRONMENTAL LIMITATIONS**Operating Temperature:**

0° to $55^{\circ}C$ ($+32^{\circ}$ to $131^{\circ}F$)

Storage Temperature:

-40° to $75^{\circ}C$ (-40° to $167^{\circ}F$)

Relative Humidity:

20% to 95% at $40^{\circ}C$ ($104^{\circ}F$), non-condensating

Table 1-1. Specifications (Continued)

ENVIRONMENTAL LIMITATIONS (Continued)**Ventilation and Heat Dissipation:**

Intake: left-hand side; Exhaust: right-hand side.

	Model	2109B	2113B
Heat dissipation	KCal/hr. max.	538	538
	BTU/hr. max.	2138	2138
Air flow	cubic meters /min.	6.63	9.23
	cubic feet /min.	200	280

Altitude:

Transportable to 15 300m (50 000 ft) in non-operating condition and 4500m (15 000 ft) for operation

Vibration and Shock:**Vibration:** .30mm (0.12 in) p-p, 10-55 Hz, 3 axis**Shock:** 30g, 11 Ms, 1/2 sine, 3 axis

Contact factory for review of any application requiring operation under continuous vibration.

MEMORY SYSTEMS**Type:**

16k N-channel MOS semiconductor RAM.

Word Size:

16 bits plus parity bit

Configuration:

Controller plus multiple plug-in memory modules. Available in 64k and 128k byte modules.

Page Size:

2,048 bytes

Address Space:

65 536 bytes without DMS; 2.048 megabytes with DMS (2109B and 2113B)

System Cycle Times:

(All cycle times in ns)

(Standard Performance Memory)

Cycle	Minimum	Typical	Maximum
READ w/o DMS	560	595	665
READ w/DMS	595	665	700
WRITE	595	665	700
REFRESH	595	665	700

(Standard Performance Fault Control Memory)

READ w/o DMS	595	630	665
READ w/DMS	630	700	730
WRITE	595	630	665
REFRESH	595	630	665

(High Performance Memory)

READ w/o DMS	350	350	385
READ w/DMS	385	420	455
WRITE	350	350	385
REFRESH	350	350	385

(High Performance Fault Control Memory)

READ w/o DMS	386	421	456
READ w/DMS	456	491	526
WRITE	386	421	456
REFRESH	386	421	456

Table 1-1. Specifications (Continued)

MEMORY SYSTEMS (Continued)**Volatility Protection:**

Sustaining power for line loss of no less than 8ms at the minimum line (mains) voltage. Power fail recovery system is optional.

Parity Error Detection:

Monitors all words read from memory. Switch selectable for either halt or ignore interrupt error when detected. With memory protect or DMS accessory, interrupt on parity error occurs.

POWER FAIL**Interrupt Priority:**

Highest priority interrupt.

Power Failure:

Detects power failure and generates an interrupt to user-written power-failure routine. A minimum of 500 μ s is available for the routine.

Power Fail Recovery Systems:

Available as an accessory. (HP 12944B or HP 12991B).

Power Restart:

Detects resumption of power and generates an interrupt to user-written automatic restart program which has been protected in memory by the sustaining battery.

Power Control and Charge Unit:


Monitors battery charge status and provides trickle charge.

Sustaining Battery:

Type: 14 volt, 5 ampere-hours, sealed lead acid

Charging rate: 2A, maximum

Capacity: HP 12944B and HP 12991B will sustain memory for the period of time shown in the graph below.



* Includes memory boards and fault control check bit array boards.