

FORMAL VLSI  
SPECIFICATION  
AND SYNTHESIS  
VLSI Design Methods-I

A652  
989  
11

---

# FORMAL VLSI SPECIFICATION AND SYNTHESIS

## VLSI Design Methods-I


---

Proceedings of the IFIP WG 10.2/WG 10.5 International Workshop on  
Applied Formal Methods for Correct VLSI Design  
Sponsored by IMEC, Houthalen, Belgium, 13-16 November, 1989

Edited by

**LUC J.M. CLAESEN**

*Interuniversity Micro-Electronics Center  
& Katholieke Universiteit Leuven  
Leuven, Belgium*



E9260034

1990

NORTH-HOLLAND  
AMSTERDAM · NEW YORK · OXFORD · TOKYO

ELSEVIER SCIENCE PUBLISHERS B.V.  
Sara Burgerhartstraat 25  
P.O. Box 211, 1000 AE Amsterdam, The Netherlands

Distributors for the United States and Canada:  
ELSEVIER SCIENCE PUBLISHING COMPANY INC.  
655 Avenue of the Americas  
New York, N.Y. 10010, U.S.A.

Library of Congress Cataloging-in-Publication Data

IFIP WG 10.2/WG 10.5 International Workshop on Applied Formal Methods  
for Correct VLSI Design (1989 : Houthalen, Belgium)

Formal VLSI specification and synthesis : VLSI design methods, I :  
Proceedings of the IFIP WG 10.2/WG 10.5 International Workshop on  
Applied Formal Methods for Correct VLSI Design / sponsored by JMEC,  
Houthalen, Belgium, 13-16 November, 1989 ; edited by Luc J.M.  
Claesen.

p. cm.

Includes bibliographical references.

ISBN 0-444-88372-X (U.S.)

1. Integrated circuits--Very large scale integration--Design and  
construction--Data processing--Congresses. 2. Computer-aided  
design--Congresses. 3. Integrated circuits--Very large scale  
integration--Testing--Congresses. I. Claesen, Luc J. M.  
II. Interuniversity Micro-Electronics Center. III. Title.  
TK7874.I3263 1989  
G21.39'5--dc20

90-6948  
CIP

ISBN Part 1: 0 444 88372 X

ISBN Part 2: 0 444 88688 5

ISBN Set : 0 444 88689 3

© IFIP 1990

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior written permission of the publisher, Elsevier Science Publishers B.V./Physical Sciences and Engineering Division, P.O. Box 103, 1000 AC Amsterdam, The Netherlands.

Special regulations for readers in the U.S.A. - This publication has been registered with the Copyright Clearance Center Inc (CCC), Salem, Massachusetts. Information can be obtained from the CCC about conditions under which photocopies of parts of this publication may be made in the U.S.A. All other copyright questions, including photocopying outside of the U.S.A., should be referred to the publisher, Elsevier Science Publishers B.V., unless otherwise specified.

No responsibility is assumed by the publisher or by IFIP for any injury and/or damage to persons or property as a matter of products liability, negligence or otherwise, or from any use or operation of any methods, products, instructions or ideas contained in the material herein.

Printed in The Netherlands.

## Preface

### Applied Formal Methods For Correct VLSI Design.

The international workshop entitled "*Applied Formal Methods For Correct VLSI Design*" has been organized by IMEC, the Interuniversity Micro Electronics Center in Leuven (Belgium), in cooperation with IFIP (International Federation for Information Processing) working group 10.2 "*System Description and Design Tools*" and working group 10.5 "*Very Large Scale Integration*". The workshop took place in the "Hengelhof" Congress Village in Houthalen Belgium from 13 to 16 November 1989. The workshop has been followed by a visit to IMEC on 17 November 1989.

Functional and behavioral verification of the correctness, is the bottleneck in current VLSI design systems. For economical reasons, designs of VLSI circuits must be completely validated before manufacturing. Current VLSI validation is mainly done through extensive simulation. The emerging alternative is based on formal design and verification methods, that guarantee correctness.

At this workshop, researchers interested in formal hardware design methods that are applicable for correct VLSI design, from both industries and universities, have been brought together. Invited overview speeches, regular presentations and a poster session on recent research achievements, as well as several demonstrations of CAD-tools making use of formal methods have been organized.

The workshop has been attended by 180 participants from 18 different countries in America, Asia and Europe.

Two invited speeches have been given by prof. Randal E. Bryant (*Symbolic Analysis and Verification of MOS Circuits.*) and by prof. Warren Hunt Jr. (*The Formal Design and Verification of Hardware Based on the Boyer-Moore prover.*).

In response to the *call for papers* 95 contributions have been received. Every contribution has been reviewed by three independent reviewers who have given their opinion on the suitability of the proposed topics for the focus of this workshop. From these, 30 have been selected for presentation in the regular sessions and 20 have been presented in a poster session.

I hereby want to thank the reviewers for their careful reviews and for the return of the review reports in time, taking into account the holiday period in which the reviews had to be carried out. The selection process has been guided by the overall recommendations of the reviewers.

The emphasis has been put on "applied" methods, methods that are illustrated with realistic design problems, methods that have large potential future application to large VLSI design, methods that are implemented in software prototypes, original and high quality contributions. Special attention has also been given to contributions that relate their work to the benchmarks that have been distributed.

## Benchmark Examples.

In order to be able to compare and illustrate specific aspects of formal design systems, a set of benchmarks for formal verification and design between RTL specification and hardware implementation have been made available to interested participants.

The first common application is the design of a "Min-Max"-block<sup>1</sup> which has been distributed to illustrate a specific design method or formalism. The main emphasis, with the "Min-Max" application, is on using a common known problem to be used to explain specific approaches, and not so much on the complexity of the problem.

The second class of applications consists of a number of benchmarks<sup>2</sup> for tautology checkers as are often available in formal verification systems. These two benchmark types have been the subject of special sessions.

## Demonstration Sessions

In this conference on "Applied Formal Methods For Correct VLSI Design" special attention has been given to demonstrations of CAD tools and prototype tools that illustrate recent research results and/or original realizations in the area of formal hardware design and verification methods. During the workshop computer workstations have been made available to the participants for demonstrations to be organized on an individual basis during free time.

Besides the continuous possibility for demonstrations, specific sessions have been organized every day from the second day on. Each demonstration session had a number of prepared demonstrations, together with a short introduction to the demonstration on posters and/or transparencies. The participants have been subdivided in groups and were able to visit all the demonstrations in a synchronized way. There have been presented 25 operational demonstrations in these sessions.

"Organized demonstrations" in special sessions is probably a new event on conferences, and requires more involvement and preparation of the presenters. The concept has been received very well by the participants. I hereby want to thank all of the participants that have presented and prepared for these demonstrations. Special thanks go to Diederik Verkest, who carefully

<sup>1</sup>see: D. Verkest, L. Claesen, H. De Man, "Special Benchmark Session on Formal System Design", in *Formal VLSI Specification and Synthesis*, edited by L. Claesen, North-Holland Publ. 1990.

<sup>2</sup>see: D. Verkest, L. Claesen "Special Benchmark Session on Tautology Checking", in *Formal VLSI Correctness Verification*, edited by L. Claesen, North-Holland Publ. 1990.

did the special arrangements and the intensive preparatory work for the successful organization of the demonstrations.

## About this book: Formal VLSI Correctness Verification.

The participants proceedings for the workshop on "Applied Formal Methods For Correct VLSI Design" contained the papers in the order of the presentations. For the final version of the proceedings the decision has been made to split the topics in two parts, that are the subjects of two books published by Elsevier North-Holland Publ.:

1. Formal VLSI Specification and Synthesis.
2. Formal VLSI Correctness Verification.

The subdivision of the two topics is mainly based on a top-down (synthesis) and bottom-up (verification) approaches in VLSI design and verification.

*Formal VLSI Specification and Synthesis* concentrates on specification formalisms and constructive design methods that guarantee correctness of what is being designed. The papers focus either on transformational or guided synthesis design methods that start from a specification and transform the specification into implementations in a correct way. General theorem prover based methodologies, as well as dedicated algorithms for the design of regular array structures are presented.

*Formal VLSI Correctness Verification* highlights the methodologies for verifying the correctness of design implementations in a bottom-up way. Abstraction levels from transistor level, over sequential machines and register transfer level are presented. A specific chapter on tautology checking presents, using the same benchmarks, efficiency comparison of eight different methods for tautology checking. Boyer-Moore and HOL theorem prover based hardware verification methods are the subject of the last two chapters.

## Acknowledgements.

To conclude I want to thank everyone who has contributed to the succes of the *Applied Formal Methods For Correct VLSI Design* workshop: the paper contributors, the program committee, the local organizing committee, the sponsors, the reviewers, the participants, the IFIP WG 10.2 and 10.5 members and many others. Finally I want to give special thanks to prof. Hugo De Man and prof. Roger Van Overstraeten, for their stimulation and support in the organization of this international conference within the scope of IMEC.

Luc J.M. Claesen

## Conference organization.

### Workshop Organizer:

Luc Claesen  
Interuniversity Micro Electronics Center  
& Katholieke Universiteit Leuven  
Kapeldreef 75,  
B-3030 Leuven (Belgium)  
e-mail: claesen@imec.be

### Program Committee

Francois Anceau (Bull)  
Dominique Borrione (IMAG)  
Randy Bryant (Carnegie Mellon Univ.)  
Luc Claesen (IMEC)  
Ed Clarke (Carnegie Mellon Univ.)  
Hans Eweking (Techn Hochschule Darmstadt)  
Mike Gordon (Univ. of Cambridge)  
Warren Hunt (Computational Logic Inc.)  
George Milne (Strathclyde Univ.)  
Paolo Prinetto (Politecnico di Torino)  
P.A. Subrahmanyam (AT&T Holmdell)

### Local Organization Committee.

Luc Claesen  
Catia Angelo Marcondes  
Kris Croes  
Hans De Keulenaer  
Peter De Vijt  
Mark Genoe  
Peter Johannes  
Wim Ploegaerts  
Milton Sawasaki  
Robert Severyns  
Annemie Stas  
Diederik Verkest

## Sponsoring and Support

The generous sponsoring by the following organizations is gratefully acknowledged:

Alcatel Bell  
Apollo Computer & Hewlett-Packard  
I.B.M. Belgium  
Mentor Graphics  
SUN Microsystems

The following computer manufacturers are acknowledged for making available computer equipment for the demonstrations during the workshop:

Apollo Computer  
Digital Equipment Corporation  
Hewlett-Packard  
SUN Microsystems

## IFIP WG10.5 Representative

Eric Schutz



## Reviewers

V. Akella  
 F. Anceau  
 D. Beatty  
 J. Benkoski  
 C. Berthet  
 I. Bolsens  
 G. Borriello  
 D. Borrione  
 R. Boute  
 D. Brand  
 R. Bryant  
 J. Bu  
 H. Cai  
 P. Camurati  
 F. Catthoor  
 L. Claesen  
 E. Clarke  
 M. Dagenais  
 J. Darringer  
 P. Das  
 C. Delgado Kloos  
 G. De Michelli  
 E. De Prettere  
 D. Dill  
 N. Dutt  
 M. Elmasry  
 H. Eveking  
 A. Fisher  
 M. Fourman  
 D. Gajski  
 W. Grass  
 P. Gribomont  
 M. Gordon  
 G. Gopalakrishnan

I. Hajj  
 K. Hanna  
 R. Hartenstein  
 W. Hunt  
 G. Janssen  
 J. Jess  
 P. Johannes  
 A. Kalker  
 T. Krol  
 M. Leeser  
 W. Luk  
 A. Martin  
 F. Mavaddat  
 G. Milne  
 R. Nair  
 J.-L. Paillet  
 S. Perremans  
 L. Pierre  
 W. Ploegzerts  
 P. Prinetto  
 C. Pygott  
 A. Salem  
 C.-J. Seger  
 Y. Shiran  
 J. Staunstrup  
 R. Spickelmeir  
 P. Subrahmanyam  
 R. Tjarnstrom  
 P. Van Bekbergen  
 C. Van Berkel  
 V. Van Dongen  
 J. Van Sas  
 D. Verkest  
 J. Zegers

## Demonstrations at the workshop.

### "LOVERT, VERTICO"

A. Bartsch, H. Eeking, H.-J. Faerber, J. Pinder, U. Schellin, T. H. Darmstadt

### "Using TACHE for proving circuits."

C. Bayol, J.-L. Paillet, Univ de Provence

### "STAT!"

J. Benkoski, M. Chew, A. Strojwas, Carnegie Mellon Univ.

### "System SWIVER for verifying asynchronous circuits."

E. Cerny, P. Rioux, C. Berthet, Univ de Montreal

### "CATHEDRAL-II"

H. De Keulenaer, S. De Troch (IMEC)

### "The HOP system"

G. Gopalakrishnan, Univ. of Calgary

### "LAMBDA"

R. Harris, M. Fourman, Abstract Hardware Ltd.

### "The Boyer-Moore Theorem Prover"

W. Hunt, B. Brock, Computational Logic Inc.

### "T.U. Eindhoven Verification tools"

G. Janssen, G. de Jong, Tech. Univ. Eindhoven

### "RLEXT: manual optimization program"

D. Knapp, Univ. of Illinois

### "HIFI"

A. de Lange, Technical Univ. Delft

### "The formal verifier PRIAM"

J.-C. Madre, Bull

### "Functional extraction of hierarchical sequential systems."

F. Martinolle, B. Sousel, J.-C. Geffroy, Inst. Nat. Sciences Appliquées.

### "Maple"

F. Mavaddat, Univ. of Waterloo

### "Fast Tautology Checking Using Shared Binary Decision Diagram"

S. Minato, N. Ishiura, S. Yajima, Kyoto Univ.

### "The Edinburgh Concurrency Workbench"

F. Moller, University of Edinburgh

### "Formal proof of "Min-max" benchmark from CASCADE in Boyer-Moore"

L. Pierre, Univ de Provence

### "The NODEN hardware verification suite."

C. Pygott, RSRE

### "Non-standard interpretation of HDL's"

S. Singh, University of Glasgow.

### "CLIO"

M.K. Srivas, Odyssey Research Associates

### "Verification of VLSI Circuits using LP"

J. Staunstrup, Technical Univ. of Denmark.

*"Applications of Finite State Modelling and Analysis in Asynchronous/Synchronous Circuit Design"*

P.A. Subrahmanyam, AT&T Bell Labs, Holmdel

*"A New Algorithm for Transistor Netlist Comparison"*

E.Vanden Meersch, CPqD Telebras, Campinas

*"PRESAGE"*

V.Van Dongen, M.Petit, Philips Res Labs, Brussels

*"Tautology Checker for VLSI Applications that Simplifies More and Backtracks Less"*

F. Vlach, Univ. of North Texas

## Table of Contents.

<i>Preface</i> .....	v
<i>Conference Organization</i> .....	viii
<i>Demonstrations at the workshop</i> .....	xi
<i>Table of Contents</i> .....	xiii

### Chapter 1: Guided Synthesis Methods.

<i>"A Formalization of Correctness for Linked Representations of Datapath Hardware"</i> D.W. Knapp, M.Winslett .....	3
<i>"A Formal Language Model of Local Microcode Synthesis"</i> M. Mahmood, F.Mavaddat, M.I. Elmasry, M.H.M. Cheng .....	23
<i>"Using Program Transformation for VLSI Design Automation"</i> P. Gabeury, M.I.Elmasry .....	43
<i>"A Formal Model for Register Transfer Level Structures And Its Applications in Verification and Synthesis."</i> R. Vemuri .....	61

### Chapter 2: Boyer-Moore Assisted Specification and Synthesis.

<i>"The Formalization of a Simple Hardware Description Language."</i> B.C. Brock, W.A. Hunt Jr. ....	83
<i>"On the use of the Boyer-Moore theorem prover for correctness proofs of parameterized hardware modules."</i> D.Verkest, L.Claesen, H.De Man .....	99
<i>"On the Interplay of Synthesis and Verification"</i> S.Johnson, R.Wehrmeister, B.Bose .....	117

### Chapter 3: Higher Order Logic Based Specification and Synthesis.

<i>"Formal System Design - Interactive Synthesis based on Computer-Assisted Formal Reasoning"</i> S.Finn, M.Fourman, M.Francis, R.Harris .....	139
<i>"Formal Synthesis of Digital Systems"</i> F.K.Hanna, M.Longley, N.Daeché .....	153



<i>"Temporal Transformation of State Machines Using Higher-Order Logic"</i> P.Loewenstein .....	171
<i>"Verified Synthesis Functions for Negabinary Arithmetic Hardware"</i> Shiu-Kai Chin .....	187
<i>"Formally Verified Synthesis of Combinatorial CMOS Circuits"</i> D.Basin, G.Brown, M.Leeser .....	197

#### Chapter 4: Specification Formalisms.

<i>"Designing Delay Insensitive Circuits using "Synchronized Transitions"</i> J.Staunstrup, M.R. Greenstreet .....	209
<i>"A Design Validation System For Synchronous Hardware Based on a Process Model: A Case Study"</i> G. Gopalakrishnan .....	227
<i>"Applications of Finite State Modelling and Analysis in Asynchronous/ Synchronous Circuit Design"</i> P.A. Subrahmanyam .....	247
<i>"Algebraic Approach on Hardware Specification and Derivation"</i> Z.Zhu, S.Johnson .....	261
<i>"Transformational Design: A Case Study"</i> Jozef De Man .....	271
<i>"The Definition of Circal"</i> F.Moller .....	281
<i>"Synthesis of Controllers from Petri Net Descriptions and Application of ELLA"</i> A.Amroun, M.Bolton .....	291
<i>"An Algebra of Waveforms"</i> L.Augustin .....	309

#### Chapter 5: Formal Design of Regular VLSI Structures.

<i>"HIFI: An Object Oriented System for the High Level Specification, Analysis and Synthesis of VLSI Networks"</i> A. de Lange, A.van der Hoeven, P.Dewilde, E.Deprettere .....	321
<i>"PRESAGE: a tool for the parallelization of nested-loop programs"</i> V. Van Dongen, M.Petit .....	341

<i>"Algebraic Transformations in Systolic Array Synthesis: A Case Study"</i> S. Rajopadhey .....	361
<i>"A Method for Automatic Verification of a Class of Systolic Circuits"</i> P. Abdulla .....	371
<i>"Specifying and Developing Regular Heterogeneous Designs"</i> W. Luk .....	391

## **Appendix: Formal Design Benchmark Example.**

<i>"Special Benchmark Session on Formal System Design"</i> D. Verkest, L. Claesen, H. De Man .....	413
---	-----

## Chapter 1

### Guided Synthesis Methods.





# A Formalization of Correctness for Linked Representations of Datapath Hardware\*

David W. Knapp and Marianne Winslett  
Computer Science Department  
University of Illinois  
1304 W. Springfield Ave.  
Urbana, IL 61801

## Abstract

In this paper we present a formal representation for register-level digital designs. This is a *separated* representation in that it provides separate but linked representations for behavior, timing, and structure. This representation has the advantage of being at once rich, formal, redundant, and prescriptive. Because it is rich, it covers many aspects of design correctness and completeness. Because it is formal, several well-characterized tests can be applied to a design to determine its well-formedness. Because it is redundant, internal consistency checks can be used to test its internal semantic integrity. And finally, because it is prescriptive, a violated constraint is closely linked to actions can remove or ameliorate the violation. Specifically, it is possible to represent the structure of a design, the behavior desired of that structure, and the relationship between the two; by enforcing internal consistency constraints, we can force the structure to be capable of the behavior, and if the structure is incapable then analysis of the ways in which consistency constraints are violated provides a direct statement of what must be accomplished to make it capable.

We also present a program, RLEXT (Register Level EXploration Tool), that uses this representation. RLEXT accepts as input a description of a register-level datapath, and outputs another description of the design resulting from user commands from the regular expression  $((\text{add} \mid \text{delete}) (\text{box} \mid \text{wire} \mid \text{connection}))^* \text{fixit}^*$ . When the user invokes `fixit` RLEXT tests the integrity constraints of our representation, and repairs any violations automatically. Because the representation is not consistent unless the structure can express the behavior, the design is correct after the invocation of `fixit`. `Fixit` repairs an incorrect design by means of procedures attached to correctness constraints; the directness of the linkage between diagnosis and correction is a major advantage demonstrated by RLEXT.

## 1 Motivation

In this paper we present research directed at the problem of formal representation of digital electronic designs at the register level. We have restricted ourselves to designs that have a single common clock. We also assume a datapath/controller style of implementation; that is, a design consists of hardware that manipulates data, plus hardware that delivers control signals to the datapath. We do not consider the problem of nested loops. Subject to the aforementioned restrictions, our goal is to represent digital designs in terms of behavior and structure. We want to represent behavior so that the desired behavior of a target machine can be 'understood' by a program, and we want to represent structure so that a program can (a) test the structure against the behavior, (b) analyze and operate upon the structure to complete or transform it, and (c) use the structure as a specification for downstream design tasks.

\*This research was supported by the National Science Foundation under contracts MIP-8710873, DMC-8619595, and DMC-8809569.