IBrady

Edmund Strauss

Author of Inside the 80286

80386

T E C H N I C A L R E F E R E N C E

The guide for getting the most from Intel's 80386

Foreword by Robert Childs, 80286 Architect



80386 Technical Reference

Edmund Strauss



Also by Edmund Strauss Inside the 80286

Copyright © 1987 by Brady Books, a division of Simon & Schuster, Inc. All rights reserved including the right of reproduction in whole or in part in any form



BRADY

Simon & Schuster, Inc.
Gulf + Western Building
One Gulf + Western Plaza
New York, New York 10023

DISTRIBUTED BY PRENTICE HALL TRADE

Manufactured in the United States of America

12345678910

Library of Congress Cataloging in Publication Data

Strauss, Edmund. 80386 technical reference.

"A Brady book."
Includes index.
1. Intel 80386 (Microprocessor) I. Title.
QA76.8.12684S77 1987

ISBN 0-13-246893-X

004.16

87-10962

DEDICATION

To my wonderful and dedicated parents,
Edmund and Paulina,
as a sign of appreciation for all their efforts
throughout many years.

ACKNOWLEDGEMENTS

I am deeply indebted to Robert E. Childs for his contributions in carefully reviewing the content and form of this entire book.

And I am grateful to Monika Feldmeier for providing the support and enthusiasm that made this book much easier to create.

Thank you very dearly, Monika, once again!

TRADEMARKS

IBM is a registered trademark and IBM Personal Computer and PC-DOS are trademarks of International Business Machines Corporation.

Intel is a registered trademark and 80386 a trademark of Intel Corporation. ICE-386 is a registered trademark of Intel Corporation.

XENIX is a registered trademark of Microsoft Corporation

LIMITS OF LIABILITY AND DISCLAIMER OF WARRANTY

The author and publisher of this book have used their best efforts in preparing this book and the programs contained in it. These efforts include the development, research, and testing of the theories and programs to determine their effectiveness. The author and publisher make no warranty of any kind, expressed or implied, with regard to these programs or the documentation contained in this book. The author and publisher shall not be liable in any event for incidental or consequential damages in connection with, or arising out of, the furnishing, performance, or use of these programs.

FOREWORD

The Personal Computer became a household word and a fact of life in business during the early 1980s. The introduction of the 80386 micorprocessor by Intel, and the Personal System /2, Model 80 by IBM, brings the power of a traditional mainframe computer to the desk of every office worker.

The available software base is even more significant than the computer hardware. The 80386 enters business establishments with a huge software base directly developed to serve the end-user of information. These users focus on the work result; they have no interest in becoming computer experts. The result is a major increase in office workers' productivity.

This text is unique in addressing the 80386 hardware and assembly language interfaces, while including the underlying concepts and suggestions for use by programmers. The author's unique experience in helping numerous designers complete 80286 and 80386-based machines shows through in the text. Ed Strauss has seen the full range of system issues and devised many practical solutions during his work for Intel.

I highly recommend this book to those seeking a very readable and practical introduction into the fundamentals of the 80386.

Robert E. Childs 80286 Architect ROLM / an IBM Company

CONTENTS

| Foreword | XI |
|---|----------|
| Part 1 Introducing the Intel 80386 32-bit Microprocessor | |
| Chapter 1 The 80386 Microprocessor | 3 |
| Why the 80386 Is Important | 3 |
| How the 80386 Operates | 4 |
| Processor Architecture Overview | 6 |
| Design of the 80386 Chip | 9 |
| Chapter 2 Data, Register Sets, and Addressing | 14 |
| Data Sizes and Types | 14 |
| Operand-Size Field and Operand-Size Prefix | 14 |
| The 80386 Registers | 17 |
| General Registers, Instruction Pointer, and Flag Register | 17 |
| The Segment Registers | 19 |
| System Registers | 20 |
| Data Organization | 23 |
| Data Organization in General Registers | 23 24 |
| Data Organization in Segment Registers Data Organization in System Registers | 25 |
| Data Organization in Memory | 26 |
| Memory Addressing | 26 |
| Memory Address Spaces | 27 |
| Address Calculation | 28 |
| Address Modes | 29 |
| Segment Register Selection | 30 |
| Chapter 3 Instruction Set Summary | 32 |
| Instruction Summary | 32 |
| Data Movement Instructions | 33 |
| Integer Arithmetic Instructions | 35 |
| Boolean (Logical) Instructions | 35 |
| Rotate, Shift, and Double-Shift Instructions | 35 |
| Bit Manipulation Instructions | 38 |

iv 80386 Technical Reference

| String Processing Instructions | 38 |
|--|------|
| Binary Coded Decimal Arithmetic Instructions | 40 |
| Program Control Instructions | 41 |
| System Control Instructions | 42 |
| Coprocessor Data Synchronization Instruction | 44 |
| Instruction Prefixes | 44 |
| Instruction Format | 46 |
| Part 2 16-bit Programming: 80386 REAL Mode | |
| Chapter 4 Memory Addressing in the 16-bit Modes | 51 |
| Introduction to Paging | 52 |
| Register Direct Modes | 53 |
| General Register Direct | 53 |
| Segment Register Direct | 54 |
| Immediate Modes | 54 |
| Register Indirect Modes | 55 |
| Base Register Indirect | . 55 |
| Base Register Indirect with Displacement | 55 |
| Base and Index Register Indirect | 56 |
| Base and Index Register Indirect with Displacement | 57 |
| Displacement | 58 |
| SP Register Indirect with Predecrement | 58 |
| SP Register Indirect with Postincrement | 59 |
| Memory Indirect Modes | 59 |
| Encoding of 16-bit Address Modes | 61 |
| Chapter 5 16-bit Instruction Details | 63 |
| Instruction Availability | 63 |
| Prefix Availability | 65 |
| REAL Mode Segment Size Limit | 66 |
| Chapter 6 Interrupts and Exceptions in REAL Mode | 67 |
| Recognition of Interrupts or Exceptions | 67 |
| Interrupts | 67 |
| Interrupt Hardware | 68 |
| Interrupt Vectors | 68 |
| Interrupt-Vector Table | 69 |
| Executing Interrupt Routines | |
| Interrupt Processing | /1 |
| Exceptions | 12 |
| Recognition | 12 |
| Exception Processing Detail | 75 |

38

Part 3 Full 32-bit Programming: Simple PROTECTED Mode

| Chapter 7 Memory Addressing in the 32-bit Mode | 79 |
|---|-----|
| 32-bit Addressing | 79 |
| Introduction to Paging | 80 |
| 32-bit Addressing Modes | 82 |
| Register Direct Modes | 82 |
| General Register Direct | 82 |
| Segment Register Direct | 82 |
| Immediate Modes | 83 |
| Register Indirect Modes | 83 |
| Base Register Indirect | 83 |
| Base Register Indirect with Displacement | 84 |
| Base and Index Register Indirect | 85 |
| Base and Index Register Indirect with Displacement | 86 |
| Displacement | 87 |
| ESP Register Indirect with Predecrement | 88 |
| ESP Register Indirect with Postincrement | 89 |
| Memory Indirect Modes | 90 |
| Encoding of 32-bit Address Modes | 92 |
| MOD R/M Encoding Byte | 92 |
| S-I-B Encoding Byte | 92 |
| 32-bit MOD R/M and S-I-B Encoding Tables | 93 |
| Chapter 8 Basic Use of Privilege Levels and Interrupt Service | 96 |
| Use of Memory Paging | 97 |
| Use of 32-bit Memory Segments for Simple PROTECTED Systems | 97 |
| Segment Descriptors for Simple PROTECTED Systems | 98 |
| Segment Descriptor Format | 99 |
| GDT (Global Descriptor Table) | 102 |
| PROTECTED-Mode Selector Format | 103 |
| Use of Software Interrupts | 105 |
| Interrupt Structure in PROTECTED Mode | 105 |
| Interrupt Gates | 105 |
| Transfer of Control through Interrupt Gate | 107 |
| Trap Gates | 107 |
| Transfer of Control through Trap Gate | 107 |
| IDT (Interrupt Descriptor Table) | 108 |
| Uses of Privilege Levels | 108 |
| Interlevel Transfer Mechanism | 109 |
| INT n Instructions Used for Interlevel Transfer in | |
| Simple PROTECTED Systems | 110 |
| Gateways to Higher Privilege Levels | 110 |

vi 80386 Technical Reference

| Transparency to the User 32-bit Task State Segment TSS Descriptor Initializing the TR (Task Register) | 111 111 113 113 |
|--|--------------------------|
| Chapter 9 The Memory Paging System | 115 |
| Page Structure | 115 |
| Enabling/Disabling Memory Paging | 117 |
| Alignment of Page Boundaries with Segment Boundaries | 117 |
| Page-Privilege Levels Compared with Segment-Privilege Levels | 117 |
| Page Translation Process | 118 |
| Translation Tables | 118 |
| Page Directory Entry | 120 |
| Page-Table Entry | 121 122 |
| Page Protection | 122 |
| Translation Process: Detail Use of Memory Paging for System Protection | 123 |
| Use of Memory Paging for Virtual Memory | |
| Presence Requirements in a Virtual-Memory System | 125 |
| The Translation Lookaside Buffer (TLB) | 126 |
| Organization of the TLB | 127 |
| Chapter 10 Instruction Details for PROTECTED Mode | 129 |
| Instruction Availability | 129 |
| Prefix Availability | 131 |
| PROTECTED-Mode Segment-Size Limit | 131 |
| Chapter 11 Initializing Simple PROTECTED 32-bit Systems | 132 |
| Objectives | 132 |
| Mechanics | 132 |
| 32-bit Supervisor Initialization Routine and Data | 134 |
| 32-bit User Code and Data | 140 |
| Initially Dispatching a User-level Program | 140 |
| Establishing the User Data Segment | 141 |
| Part 4 VIRTUAL 8086 Mode | |
| Chapter 12 The VIRTUAL 8086 Mode | 147 |
| The Meaning of VIRTUAL 8086 | 147 |
| Dispatching VIRTUAL 8086 Mode | 148 |
| Details of Entering VIRTUAL 8086 Mode via IRET Instruction | 149 |
| Operation in VIRTUAL 8086 Mode | 150 |

| | Contents | vii |
|---|----------|---|
| Instruction Trapping in VIRTUAL 8086 Mode Leaving VIRTUAL 8086 Mode Details of Exit through Trap or Interrupt Gates The I/O Permission Bitmap in VIRTUAL 8086 Mode | | 150 151 152 153 |
| Chapter 13 VIRTUAL 8086 Mode Example for PC-DOS | | 156 |
| Listing of the VIRTUAL Mode Supervisor Enhancement Options | | 158 158 |
| Part 5 PROTECTED Mode in More Depth | | |
| Chapter 14 Descriptor Tables and Their Contents | | 163 |
| Purpose of Segment Descriptors Purpose of Gates Segment Descriptor Types and Formats Gate Types and Formats Descriptor Tables System Registers for Locating the Descriptor Tables Initializing the GDTR and IDTR Initializing the LDTR Use of Gates for Redirection Redirection via Call Gates Redirection via Call Gate with Parameter Autocopy Vectoring via Trap Gates and Interrupt Gates Redirection or Vectoring via Task Gates | | 163 163 164 168 171 172 174 176 176 177 177 |
| Task Virtual Address Space Task State TSS Descriptor Task Gates Task Transfer Transfer through Task State Segments Transfer through Task Gates Task Nesting | | 180 181 181 184 184 185 185 186 |
| Chapter 16 Interrupts and Exceptions in PROTECTED and VIRTUAL 8086 Mode Interrupts and Exceptions | | 188 188 |
| Recognition of Interrupts and Exceptions Interrupts | | 189 189 |

viii 80386 Technical Reference

| Interr | rupt Descriptor Table | 190 |
|------------|--|-----|
| | Privilege for Interrupt Vectoring | 191 |
| Exception | | 192 |
| Fault | Exceptions versus Trap Exceptions | 192 |
| Reco | gnition of Exceptions | 194 |
| Resta | irtability of Exceptions | 195 |
| Error | Codes for Exceptions | 195 |
| Othe | r Error Information | 198 |
| Exception | n List | 198 |
| Simultane | eous Interrupts and Exceptions | 223 |
| Chapter 17 | Debugging Features | 225 |
| Built-in Γ | Debugging Capabilities | 225 |
| | ug Registers | 226 |
| | akpointing with the Debug Registers | 229 |
| Restart Fl | | 229 |
| | 5-Compatible Debugging Features | 230 |
| | e-Step Trap | 230 |
| | kpoint Instruction | 230 |
| Appendix A | Flag Register and Condition Codes | 231 |
| Appendix B | Instruction Set Details | 235 |
| Appendix C | 80386 Paging-Mechanism Performance | 461 |
| Appendix D | Initialization Code for 32-bit PROTECTED-Mode | 405 |
| | System with One Privilege Level | 465 |
| Appendix E | Initialization Code for 32-bit PROTECTED-Mode System with | |
| | Two Privilege Levels | 471 |
| Appendix F | Returning to REAL Mode from PROTECTED Mode | 475 |
| Appendix G | VIRTUAL 8086 Mode Example for PC-DOS | 479 |
| Appendix H | Bit-String Manipulation Using New Double Shifts | 505 |
| Fact Rit F | Block Transfer | 505 |
| | of Bit String to Memory (Full 5-byte Span) | 506 |
| Extraction | n of Bit String from Memory (Full 5-byte Span) | 507 |
| Index | en a como de estados estados estados en estados en entre en contra | 508 |
| IIIUU | | 000 |

PART 1

INTRODUCING THE INTEL 80386 32-BIT MICROPROCESSOR

This section provides an introduction to the positive effects brought about by the power of the 80386. It describes the new 80386 features in comparison with those of the previous Intel microprocessors and in terms of their benefits to users of the new 80386 computers. Then it begins delving into the 80386 as a highly capable computing machine.

As it becomes more technical, this section lays the groundwork for a clear understanding of the 80386 by covering such basic topics as its datatypes and 32-bit memory-addressing abilities. Finally, this part of the book covers each category of the 80386 instruction set and provides detailed instruction-summary tables.

PARTI

INTRODUCING THE INTEL 80386 32-BIT MICROPROCESSOR

The section provides an introduction to the noticity effects brought about its fire power of the collision in describes the new 10,186 resistes in comparison with those of the previous linich microprocessors and in terms of their benefits to users or the error 20186 computers. Then it begins deliving two fire 30186 as a highly cognitie.

As it becomes more technical, this section lays the promotivork for a Zlegislanderstanding of the 80386 by covering such basic regions as its disappes god. 12-increasely addressing abilities, rimally this part of the book-covers each coverage for the 20386 restriction as and provides detailed transcription-surpling traffic.

CHAPTER 1

THE 80386 MICROPROCESSOR

The Intel 80386 is perhaps the most versatile and exciting microprocessor yet developed. Certainly its performance has long been desired by computer users and computer designers alike. The appeal of the 80386 is worldwide, yet particular strengths are more important for some persons than for others. To some, the versatility of the 80386 is the key, allowing any 80386 computer to operate both as a new 32-bit processor and as a compatible 16-bit machine. To others, the 80386's computing speed is paramount, since it brings powerhouse performance to nearly every computer application. For most of us, its versatility and performance are *both* of interest, since our existing software will run faster than ever before, yet the new 32-bit software promises even more speed and added features. In this tutorial and reference book, as we come to understand the 80386, we shall learn about both its versatile architecture and its power.

Why the 80386 Is Important

The 32-bit architecture of the 80386 is important to users of the IBM Personal Computer or Personal Computer/AT built around the 8086 or 80286 microprocessors, although they have only a 16-bit architecture. The 16-bit architecture of those important chips is contained entirely within the 32-bit 80386, as a subset of its full abilities. For that reason, the 32-bit 80386 can mimic a 16-bit 8086 or 80286, making the 80386 microprocessor entirely upward-compatible with the vast pool of software written for its popular predecessors. That is, the 80386 runs the thousands of programs written for the IBM Personal Computer and for all other computers based on the 8086 and 80286.

The 80386 is the most significant microprocessor affecting the business and technical world, both because of its heritage in the 8086 family and because of the fantastic potential of its new features. These two attributes, strong heritage and future potential, together on one chip, are a bond between the present and future of much software development. Prominent technical journals, financial journals, and even general newspapers confirm that the 80386 has garnered the attention of designers and decision-makers in all areas of computer-related products.

Already, the PC software base of applications and operating systems is moving forward to take advantage of the new features offered by the 80386. This is a very promising sign that the 80386 will have continued positive impact on all of us.

Aside from its generally uplifting effect on all users of personal computers—and more from a programmer's viewpoint—the 80386 is an interesting and formidable computer. Technically, the 80386 programming architecture is quite good and efficient. Its hardware implementation is sleek and powerful, and its level of on-chip integration is wonderfully economical. Yet the sophisticated 80386 is so affordable that 80386 PCs now placed casually in offices and factories pack the computation power of 4 MIPS (Million Instructions Per Second)¹ and are programmed to perform tasks formerly reserved for dedicated workstations and minicomputers. Indeed, the 80386 is advancing our computing world a generation.

How the 80386 Operates

The 80386 is fully designed to perform 32-bit operations, yet it can also function as a fast 16-bit 8086 and 80286. To understand the 80386 easily, we need a basic knowledge of the three ways, or modes, in which it can operate. These operating modes, named REAL, PROTECTED, and VIRTUAL 8086 modes, give the 80386 a great deal of compatibility and flexibility. The main distinctions are the method of addressing memory and the amount of memory that can be addressed.

Figure 1.1 shows these modes and their development over time. The figure begins with the 16-bit 8086/8088, which support only REAL mode, a mode that addresses one megabyte of memory. The 16-bit 80286 added an advanced 16-bit PROTECTED mode and sixteen times as much memory addressability. Now, the 80386 adds 32-bit operation in the PROTECTED mode to address at least four gigabytes of memory. The 80386 also provides a subordinate VIRTUAL 8086 mode,


the compatibility link for existing 8086 software.

The 32-bit 80386 always begins operation in the 8086-compatible mode of operation, the REAL mode. Although this is perhaps surprising at first, you can see that such a feature allows existing software, unchanged, to immediately use the speed of the 80386. The REAL mode is so-named because 8086-compatible software deals with real, (i.e., physical) addresses. In REAL mode, the 80386 simply operates as an extremely fast 8086. After startup, the 80386 may then be instructed to operate in its PROTECTED mode. The 80386 PROTECTED mode provides 32-bit data and addressing and full-fledged VIRTUAL memory with paging support. This mode is the target for new software development.

Table 1.1 summarizes 16-bit operation and 32-bit operation using these modes. Full 32-bit operation is hardware-provided in PROTECTED mode (16-bit operation can also occur in this mode, as the 16-bit 80286 processor can operate in PROTECTED

¹This is sixteen to twenty times the power of the original PC.





8086/8088, 80286, and 80386 Operating Mode Development.

mode). In PROTECTED mode, during either 32-bit or 16-bit operation, the 80386 can enable its paging unit for full support of VIRTUAL memory, freeing the typical programmer from the limitations of physical addressing. The 80386 protection hardware is simultaneously activated, hence the name PROTECTED mode. This on-chip protection hardware enforces several sensible policies that ensure greater system

Table 1.1 16-bit and 32-bit Operating Modes

| 16-bit Operation ↓ | 32-bit Operation | Comments |
|---|--|--|
| REAL mode | 0386 embadies spraci | 8086-compatible mode |
| executing 16-bit code segment in PROTECTED mode | n it olde helde gestelse et elek n it olde helde gestelse et el | 80286-compatible PROTECTED mode |
| VIRTUAL 8086 mode | ers am editect for topical | 8086 environment created within PROTECTED mode |
| ser eminor examina bono sa | executing 32-bit code segment in PROTECTED mode | full 32-bit addressing and per- formance |