

Lishan Kang
Yong Liu
Sanyou Zeng (Eds.)

LNCS 4684

Evolvable Systems: From Biology to Hardware

**7th International Conference, ICES 2007
Wuhan, China, September 2007
Proceedings**



Springer

Lishan Kang Yong Liu Sanyou Zeng (Eds.)

Evolvable Systems: From Biology to Hardware

7th International Conference, ICES 2007
Wuhan, China, September 21-23, 2007
Proceedings



Springer

Volume Editors

Lishan Kang
China University of Geosciences
School of Computer Science
Wuhan, Hubei 430074, China
E-mail: kang_whu@yahoo.com

Yong Liu
The University of Aizu, Tsuruga
Ikki-machi, Aizu-Wakamatsu City, Fukushima 965-8580, Japan
E-mail: yliu@u-aizu.ac.jp

Sanyou Zeng
China University of Geosciences
School of Computer Science
Wuhan, Hubei 430074, China
E-mail: sanyou-zeng@263.net

Library of Congress Control Number: 2007933938

CR Subject Classification (1998): B.6, B.7, F.1, I.6, I.2, J.2, J.3

LNCS Sublibrary: SL 1 – Theoretical Computer Science and General Issues

ISSN 0302-9743
ISBN-10 3-540-74625-0 Springer Berlin Heidelberg New York
ISBN-13 978-3-540-74625-6 Springer Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law.

Springer is a part of Springer Science+Business Media

springer.com

© Springer-Verlag Berlin Heidelberg 2007
Printed in Germany

Typesetting: Camera-ready by author, data conversion by Scientific Publishing Services, Chennai, India
Printed on acid-free paper SPIN: 12115266 06/3180 5 4 3 2 1 0

Commenced Publication in 1973

Founding and Former Series Editors:

Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

Editorial Board

David Hutchison

Lancaster University, UK

Takeo Kanade

Carnegie Mellon University, Pittsburgh, PA, USA

Josef Kittler

University of Surrey, Guildford, UK

Jon M. Kleinberg

Cornell University, Ithaca, NY, USA

Friedemann Mattern

ETH Zurich, Switzerland

John C. Mitchell

Stanford University, CA, USA

Moni Naor

Weizmann Institute of Science, Rehovot, Israel

Oscar Nierstrasz

University of Bern, Switzerland

C. Pandu Rangan

Indian Institute of Technology, Madras, India

Bernhard Steffen

University of Dortmund, Germany

Madhu Sudan

Massachusetts Institute of Technology, MA, USA

Demetri Terzopoulos

University of California, Los Angeles, CA, USA

Doug Tygar

University of California, Berkeley, CA, USA

Moshe Y. Vardi

Rice University, Houston, TX, USA

Gerhard Weikum

Max-Planck Institute of Computer Science, Saarbruecken, Germany

Lecture Notes in Computer Science

For information about Vols. 1–4580

please contact your bookseller or Springer

- Vol. 4720: B. Konev, F. Wolter (Eds.), *Frontiers of Combining Systems*. X, 2283 pages. 2007. (Sublibrary LNAI).
- Vol. 4708: L. Kučera, A. Kučera (Eds.), *Mathematical Foundations of Computer Science 2007*. XVIII, 764 pages. 2007.
- Vol. 4707: O. Gervasi, M.L. Gavrilova (Eds.), *Computational Science and Its Applications – ICCSA 2007, Part III*. XXIV, 1205 pages. 2007.
- Vol. 4706: O. Gervasi, M.L. Gavrilova (Eds.), *Computational Science and Its Applications – ICCSA 2007, Part II*. XXIII, 1129 pages. 2007.
- Vol. 4705: O. Gervasi, M.L. Gavrilova (Eds.), *Computational Science and Its Applications – ICCSA 2007, Part I*. XLIV, 1169 pages. 2007.
- Vol. 4703: L. Caires, V.T. Vasconcelos (Eds.), *CONCUR 2007 – Concurrency Theory*. XIII, 507 pages. 2007.
- Vol. 4697: L. Choi, Y. Paek, S. Cho (Eds.), *Advances in Computer Systems Architecture*. XIII, 400 pages. 2007.
- Vol. 4685: D.J. Veit, J. Altmann (Eds.), *Grid Economics and Business Models*. XII, 201 pages. 2007.
- Vol. 4684: L. Kang, Y. Liu, S. Zeng (Eds.), *Evolvable Systems: From Biology to Hardware*. XIV, 446 pages. 2007.
- Vol. 4683: L. Kang, Y. Liu, S. Zeng (Eds.), *Intelligence Computation and Applications*. XVII, 663 pages. 2007.
- Vol. 4682: D.-S. Huang, L. Heutte, M. Loog (Eds.), *Advanced Intelligent Computing Theories and Applications*. XXVII, 1373 pages. 2007. (Sublibrary LNAI).
- Vol. 4681: D.-S. Huang, L. Heutte, M. Loog (Eds.), *Advanced Intelligent Computing Theories and Applications*. XXVI, 1379 pages. 2007.
- Vol. 4679: A.L. Yuille, S.-C. Zhu, D. Cremers, Y. Wang (Eds.), *Energy Minimization Methods in Computer Vision and Pattern Recognition*. XII, 494 pages. 2007.
- Vol. 4678: J. Blanc-Talon, W. Philips, D. Popescu, P. Scheunders (Eds.), *Advanced Concepts for Intelligent Vision Systems*. XXIII, 1100 pages. 2007.
- Vol. 4673: W.G. Kropatsch, M. Kampel, A. Hanbury (Eds.), *Computer Analysis of Images and Patterns*. XX, 1006 pages. 2007.
- Vol. 4671: V. Malyskin (Ed.), *Parallel Computing Technologies*. XIV, 635 pages. 2007.
- Vol. 4660: S. Džeroski, J. Todorovski (Eds.), *Computational Discovery of Scientific Knowledge*. X, 327 pages. 2007. (Sublibrary LNAI).
- Vol. 4659: V. Mařík, V. Vyatkin, A.W. Colombo (Eds.), *Holonic and Multi-Agent Systems for Manufacturing*. VIII, 456 pages. 2007. (Sublibrary LNAI).
- Vol. 4658: T. Enokido, L. Barolli, M. Takizawa (Eds.), *Network-Based Information Systems*. XIII, 544 pages. 2007.
- Vol. 4657: C. Lambrinoudakis, G. Pernul, A.M. Tjoa (Eds.), *Trust and Privacy in Digital Business*. XIII, 291 pages. 2007.
- Vol. 4656: M.A. Wimmer, J. Scholl, Å. Grönlund (Eds.), *Electronic Government*. XIV, 450 pages. 2007.
- Vol. 4655: G. Psaila, R. Wagner (Eds.), *E-Commerce and Web Technologies*. VII, 229 pages. 2007.
- Vol. 4654: I.Y. Song, J. Eder, T.M. Nguyen (Eds.), *Data Warehousing and Knowledge Discovery*. XVI, 482 pages. 2007.
- Vol. 4653: R. Wagner, N. Revell, G. Pernul (Eds.), *Database and Expert Systems Applications*. XXII, 907 pages. 2007.
- Vol. 4651: F. Azevedo, P. Barahona, F. Fages, F. Rossi (Eds.), *Recent Advances in Constraints*. VIII, 185 pages. 2007. (Sublibrary LNAI).
- Vol. 4649: V. Diekert, M.V. Volkov, A. Voronkov (Eds.), *Computer Science – Theory and Applications*. XIII, 420 pages. 2007.
- Vol. 4647: R. Martin, M. Sabin, J. Winkler (Eds.), *Mathematics of Surfaces*. XII. IX, 509 pages. 2007.
- Vol. 4645: R. Giancarlo, S. Hännenhalli (Eds.), *Algorithms in Bioinformatics*. XIII, 432 pages. 2007. (Sublibrary LNBI).
- Vol. 4644: N. Azemard, L. Svensson (Eds.), *Integrated Circuit and System Design*. XIV, 583 pages. 2007.
- Vol. 4643: M.-F. Sagot, M.E.M.T. Walter (Eds.), *Advances in Bioinformatics and Computational Biology*. XII, 177 pages. 2007. (Sublibrary LNBI).
- Vol. 4642: S.-W. Lee, S.Z. Li (Eds.), *Advances in Biometrics*. XX, 1216 pages. 2007.
- Vol. 4641: A.-M. Kermarrec, L. Bougé, T. Priol (Eds.), *Euro-Par 2007 Parallel Processing*. XXVII, 974 pages. 2007.
- Vol. 4639: E. Csehaj-Varjú, Z. Ésik (Eds.), *Fundamentals of Computation Theory*. XIV, 508 pages. 2007.
- Vol. 4638: T. Stützle, M. Birattari, H.H. Hoos (Eds.), *Engineering Stochastic Local Search Algorithms*. X, 223 pages. 2007.
- Vol. 4637: C. Kruegel, R. Lippmann, A. Clark (Eds.), *Recent Advances in Intrusion Detection*. XII, 337 pages. 2007.
- Vol. 4635: B. Kokinov, D.C. Richardson, T.R. Roth-Berghofer, L. Vieü (Eds.), *Modeling and Using Context*. XIV, 574 pages. 2007. (Sublibrary LNAI).

- Vol. 4634: H.R. Nielson, G. Filé (Eds.), *Static Analysis*. XI, 469 pages. 2007.
- Vol. 4633: M. Kamel, A. Campilho (Eds.), *Image Analysis and Recognition*. XII, 1312 pages. 2007.
- Vol. 4632: R. Alhajj, H. Gao, X. Li, J. Li, O.R. Zaiane (Eds.), *Advanced Data Mining and Applications*. XV, 634 pages. 2007. (Sublibrary LNAI).
- Vol. 4628: L.N. de Castro, F.J. Von Zuben, H. Knidel (Eds.), *Artificial Immune Systems*. XII, 438 pages. 2007.
- Vol. 4627: M. Charikar, K. Jansen, O. Reingold, J.D.P. Rolim (Eds.), *Approximation, Randomization, and Combinatorial Optimization*. XII, 626 pages. 2007.
- Vol. 4626: R.O. Weber, M.M. Richter (Eds.), *Case-Based Reasoning Research and Development*. XIII, 534 pages. 2007. (Sublibrary LNAI).
- Vol. 4624: T. Mossakowski, U. Montanari, M. Haverlaen (Eds.), *Algebra and Coalgebra in Computer Science*. XI, 463 pages. 2007.
- Vol. 4622: A. Menezes (Ed.), *Advances in Cryptology - CRYPTO 2007*. XIV, 631 pages. 2007.
- Vol. 4619: F. Dehne, J.-R. Sack, N. Zeh (Eds.), *Algorithms and Data Structures*. XVI, 662 pages. 2007.
- Vol. 4618: S.G. Akl, C.S. Calude, M.J. Dinneen, G. Rozenberg, H.T. Wareham (Eds.), *Unconventional Computation*. X, 243 pages. 2007.
- Vol. 4617: V. Torra, Y. Narukawa, Y. Yoshida (Eds.), *Modeling Decisions for Artificial Intelligence*. XII, 502 pages. 2007. (Sublibrary LNAI).
- Vol. 4616: A. Dress, Y. Xu, B. Zhu (Eds.), *Combinatorial Optimization and Applications*. XI, 390 pages. 2007.
- Vol. 4615: R. de Lemos, C. Gacek, A. Romanovsky (Eds.), *Architecting Dependable Systems IV*. XIV, 435 pages. 2007.
- Vol. 4613: F.P. Preparata, Q. Fang (Eds.), *Frontiers in Algorithmics*. XI, 348 pages. 2007.
- Vol. 4612: I. Miguel, W. Ruml (Eds.), *Abstraction, Reformulation, and Approximation*. XI, 418 pages. 2007. (Sublibrary LNAI).
- Vol. 4611: J. Indulska, J. Ma, L.T. Yang, T. Ungerer, J. Cao (Eds.), *Ubiquitous Intelligence and Computing*. XXIII, 1257 pages. 2007.
- Vol. 4610: B. Xiao, L.T. Yang, J. Ma, C. Muller-Schloer, Y. Hua (Eds.), *Autonomic and Trusted Computing*. XVIII, 571 pages. 2007.
- Vol. 4609: E. Ernst (Ed.), *ECOOP 2007 - Object-Oriented Programming*. XIII, 625 pages. 2007.
- Vol. 4608: H.W. Schmidt, I. Crnkovic, G.T. Heineman, J.A. Stafford (Eds.), *Component-Based Software Engineering*. XII, 283 pages. 2007.
- Vol. 4607: L. Baresi, P. Fraternali, G.-J. Houben (Eds.), *Web Engineering*. XVI, 576 pages. 2007.
- Vol. 4606: A. Pras, M. van Sinderen (Eds.), *Dependable and Adaptable Networks and Services*. XIV, 149 pages. 2007.
- Vol. 4605: D. Papadias, D. Zhang, G. Kollios (Eds.), *Advances in Spatial and Temporal Databases*. X, 479 pages. 2007.
- Vol. 4604: U. Priss, S. Polovina, R. Hill (Eds.), *Conceptual Structures: Knowledge Architectures for Smart Applications*. XII, 514 pages. 2007. (Sublibrary LNAI).
- Vol. 4603: F. Pfenning (Ed.), *Automated Deduction - CADE-21*. XII, 522 pages. 2007. (Sublibrary LNAI).
- Vol. 4602: S. Barker, G.-J. Ahn (Eds.), *Data and Applications Security XXI*. X, 291 pages. 2007.
- Vol. 4600: H. Comon-Lundh, C. Kirchner, H. Kirchner (Eds.), *Rewriting, Computation and Proof*. XVI, 273 pages. 2007.
- Vol. 4599: S. Vassiliadis, M. Berekovic, T.D. Härmäläinen (Eds.), *Embedded Computer Systems: Architectures, Modeling, and Simulation*. XVIII, 466 pages. 2007.
- Vol. 4598: G. Lin (Ed.), *Computing and Combinatorics*. XII, 570 pages. 2007.
- Vol. 4597: P. Perner (Ed.), *Advances in Data Mining*. XI, 353 pages. 2007. (Sublibrary LNAI).
- Vol. 4596: L. Arge, C. Cachin, T. Jurdziński, A. Tarlecki (Eds.), *Automata, Languages and Programming*. XVII, 953 pages. 2007.
- Vol. 4595: D. Bošnački, S. Edelkamp (Eds.), *Model Checking Software*. X, 285 pages. 2007.
- Vol. 4594: R. Bellazzi, A. Abu-Hanna, J. Hunter (Eds.), *Artificial Intelligence in Medicine*. XVI, 509 pages. 2007. (Sublibrary LNAI).
- Vol. 4593: A. Biryukov (Ed.), *Fast Software Encryption*. XI, 467 pages. 2007.
- Vol. 4592: Z. Kedad, N. Lammari, E. Métais, F. Meziane, Y. Rezgui (Eds.), *Natural Language Processing and Information Systems*. XIV, 442 pages. 2007.
- Vol. 4591: J. Davies, J. Gibbons (Eds.), *Integrated Formal Methods*. IX, 660 pages. 2007.
- Vol. 4590: W. Damm, H. Hermanns (Eds.), *Computer Aided Verification*. XV, 562 pages. 2007.
- Vol. 4589: J. Münch, P. Abrahamsson (Eds.), *Product-Focused Software Process Improvement*. XII, 414 pages. 2007.
- Vol. 4588: T. Harju, J. Karhumäki, A. Lepistö (Eds.), *Developments in Language Theory*. XI, 423 pages. 2007.
- Vol. 4587: R. Cooper, J. Kennedy (Eds.), *Data Management*. XIII, 259 pages. 2007.
- Vol. 4586: J. Pieprzyk, H. Ghodosi, E. Dawson (Eds.), *Information Security and Privacy*. XIV, 476 pages. 2007.
- Vol. 4585: M. Kryszkiewicz, J.F. Peters, H. Rybinski, A. Skowron (Eds.), *Rough Sets and Intelligent Systems Paradigms*. XIX, 836 pages. 2007. (Sublibrary LNAI).
- Vol. 4584: N. Karssemeijer, B. Lelieveldt (Eds.), *Information Processing in Medical Imaging*. XX, 777 pages. 2007.
- Vol. 4583: S.R. Della Rocca (Ed.), *Typed Lambda Calculi and Applications*. X, 397 pages. 2007.
- Vol. 4582: J. Lopez, P. Samarati, J.L. Ferrer (Eds.), *Public Key Infrastructure*. XI, 375 pages. 2007.
- Vol. 4581: A. Petrenko, M. Veanes, J. Tretmans, W. Grieskamp (Eds.), *Testing of Software and Communicating Systems*. XII, 379 pages. 2007.

Preface

We are proud to introduce the proceedings of the 7th International Conference on Evolvable Systems: From Biology to Hardware (ICES 2007) held in Wuhan, China, September 21–23, 2007. ICES 2007 successfully attracted 123 submissions. After rigorous reviews, 41 high-quality papers were included in the proceedings of ICES 2007, representing an acceptance rate of 33%.

ICES conferences are the first series of international conferences on evolvable systems. The idea of evolvable systems, whose origins can be traced back to the cybernetics movement of the 1940s and the 1950s, has recently led to bio-inspired systems with self-reproduction or self-repair of the original hardware structures, and evolvable hardware with the autonomous reconfiguration of hardware structures by evolutionary algorithms.

Following the workshop Towards Evolvable Hardware taking place in Lausanne, Switzerland, in October 1995, the 1st International Conference on Evolvable Systems: From Biology to Hardware (ICES 1996) was held in Tsukuba, Japan (1996). Subsequent ICES conferences were held in Lausanne, Switzerland (1998), Edinburgh, UK (2000), Tokyo, Japan (2001), Trondheim, Norway (2003), and Barcelona, Spain (2005) where it was decided that China University of Geosciences, Wuhan, would be the location of ICES 2007 with Lishan Kang as the General Chair.

ICES 2007 addressed the theme “From Laboratory to Real World” by explaining how to shorten the gap between evolvable hardware research and design for real-world applications in semiconductor engineering and mechanical engineering. ICES 2007 featured the most up-to-date research and applications in digital hardware evolution, analog hardware evolution, bio-inspired systems, mechanical hardware evolution, evolutionary algorithms in hardware design, and hardware implementations of evolutionary algorithms. ICES 2007 also provided a venue to foster technical exchanges, renew everlasting friendships, establish new connections, and presented the Chinese cultural traditions to overcome cultural barriers.

On behalf of the Organizing Committee, we would like to thank warmly the sponsors, China University of Geosciences and Chinese Society of Astronautics, who helped in one way or another to achieve our goals for the conference. We wish to express our appreciation to Springer, for publishing the proceedings of ICES 2007 in the *Lecture Notes in Computer Science*. We would also like to thank also the authors for submitting their work, as well as the Program Committee members and reviewers for their enthusiasm, time and expertise.

The invaluable help of active members of the Organizing Committee, including Xuesong Yan, Qiuming Zhang, Yan Guo, Siqing Xue, Ziyi Chen, Xiang Li, Guang Chen, Rui Wang, Hui Wang, and Hui Shi, in setting up and maintaining the online submission systems, assigning the papers to the reviewers, and

preparing the camera-ready version of the proceedings was highly appreciated and we would like to thank them personally for their efforts to make ICES 2007 a success.

September 2007

Lishan Kang
Yong Liu
Sanyou Zeng

Organization

ICES 2007 was organized by the School of Computer Science and Research Center for Space Science and Technology, China University of Geosciences, sponsored by China University of Geosciences and Chinese Society of Astronautics.

Honorary Conference Chair

Yanxin Wang China University of Geosciences, China

General Chair

Lishan Kang China University of Geosciences, China

Program Chair

Yong Liu University of Aizu, Japan
Tetsuya Higuchi National Institute of Advanced Industrial
 Science and Technology, Japan

Local Chair

Sanyou Zeng China University of Geosciences, China

Program Committee

Elhadj Benkhelifa	University of the West of England, UK
Peter J. Bentley	University College London, UK
Stefano Cagnoni	Università degli Studi di Parma, Italy
Carlos A. Coello Coello	Depto. de Computación, Mexico
Peter Dittrich	Friedrich Schiller University, Germany
Marco Dorigo	Université Libre de Bruxelles, Belgium
Rolf Drechsler	University of Bremen, Germany
Marc Ebner	Universitaet Wuerzburg, Germany
Manfred Glesner	Darmstadt University, Germany
Darko Grundler	Univesity of Zagreb, Croatia
Pauline C. Haddow	The Norwegian University of Science and Technology, Norway
Alister Hamilton	Edinburgh University, UK
Morten Hartmann	Norwegian University of Science and Technology, Norway
Jingsong He	University of Science and Technology of China, China

VIII Organization

Arturo Hernandez Aguirre	Tulane University, USA
Francisco Herrera	University of Granada, Spain
Tetsuya Higuchi	National Institute of Advanced Industrial Science and Technology, Japan
Masaya Iwata	National Institute of Advanced Industrial Science and Technology, Japan
Yaochu Jin	Honda Research Institute Europe, Germany
Didier Keymeulen	Jet Propulsion Laboratory, USA
Jason Lohn	NASA Ames Research Center, USA
Michael Lones	Department of Electronics, University of York, UK
Wenjian Luo	University of Science and Technology of China, China
Juan Manuel Moreno Arostegui	Technical University of Catalonia (UPC), Spain
Karlheinz Meier	University of Heidelberg, Germany
Julian Miller	Department of Electronics University of York, UK
Masahiro Murakawa	National Institute of Advanced Industrial Science and Technology, Japan
Michael Orlov	Ben-Gurion University, Israel
Marek Perkowski	Portland State University, USA
Eduardo Sanchez	Logic Systems Laboratory, Switzerland
Lukas Sekanina	Brno University of Technology, Czech Republic
Moshe Sipper	Ben-Gurion University, Israel
Adrian Stoica	Jet Propulsion Lab, USA
Kiyoshi Tanaka	Shinshu University, Japan
Gianluca Tempesti	University of York, UK
Christof Teuscher	University of California, San Diego (UCSD), USA
Yann Thoma	École d'ingénieurs de Genève, Switzerland
Adrian Thompson	University of Sussex, UK
Jon Timmis	University of York, UK
Jim Torresen	University of Oslo, Norway
Jochen Triesch	J.W. Goethe University, Germany
Edward Tsang	University of Essex, UK
Gunnar Tufte	The Norwegian University of Science and Technology, Norway
Andy Tyrrell	University of York, UK
Youren Wang	Nanjing University of Aeronautics and Astronautics, China
Xin Yao	University of Birmingham, UK
Ricardo Zebulum	Jet Propulsion Lab, USA
Sanyou Zeng	China University of Geosciences, China
Qingfu Zhang	University of Essex, UK
Shuguang Zhao	Xidian University, China

Steering Committee

Pauline C. Haddow

The Norwegian University of Science and
Technology, Norway

Tetsuya Higuchi

National Institute of Advanced Industrial
Science and Technology, Japan

Julian F. Miller

University of Birmingham, UK

Jim Torresen

University of Oslo, Norway

Andy Tyrrell (Chair)

University of York, UK

Table of Contents

Digital Hardware Evolution

An Online EHW Pattern Recognition System Applied to Sonar Spectrum Classification	1
<i>Kyrre Glette, Jim Torresen, and Moritoshi Yasunaga</i>	
Design of Electronic Circuits Using a Divide-and-Conquer Approach	13
<i>Guoliang He, Yuanxiang Li, Li Yu, Wei Zhang, and Hang Tu</i>	
Implementing Multi-VRC Cores to Evolve Combinational Logic Circuits in Parallel	23
<i>Jin Wang, Chang Hao Piao, and Chong Ho Lee</i>	
An Intrinsic Evolvable Hardware Based on Multiplexer Module Array	35
<i>Jizhang Zhu, Yuanxiang Li, Guoliang He, and Xuewen Xia</i>	
Estimating Array Connectivity and Applying Multi-output Node Structure in Evolutionary Design of Digital Circuits	45
<i>Jie Li and Shitan Huang</i>	
Research on the Online Evaluation Approach for the Digital Evolvable Hardware	57
<i>Rui Yao, You-ren Wang, Sheng-lin Yu, and Gui-jun Gao</i>	
Research on Multi-objective On-Line Evolution Technology of Digital Circuit Based on FPGA Model	67
<i>Guijun Gao, Youren Wang, Jiang Cui, and Rui Yao</i>	
Evolutionary Design of Generic Combinational Multipliers Using Development	77
<i>Michal Bidlo</i>	

Analog Hardware Evolution

Automatic Synthesis of Practical Passive Filters Using Clonal Selection Principle-Based Gene Expression Programming	89
<i>Zhaohui Gan, Zhenkun Yang, Gaobin Li, and Min Jiang</i>	
Research on Fault-Tolerance of Analog Circuits Based on Evolvable Hardware	100
<i>Qingjian Ji, Youren Wang, Min Xie, and Jiang Cui</i>	

Analog Circuit Evolution Based on FPTA-2 109
Qiongqin Wu, Yu Shi, Juan Zheng, Rui Yao, and Youren Wang

Bio-inspired Systems

Knowledge Network Management System with Medicine Self Repairing
Strategy 119
JeongYon Shim

Design of a Cell in Embryonic Systems with Improved Efficiency and
Fault-Tolerance 129
Yuan Zhang, Youren Wang, Shanshan Yang, and Min Xie

Design on Operator-Based Reconfigurable Hardware Architecture and
Cell Circuit 140
Min Xie, Youren Wang, Li Wang, and Yuan Zhang

Bio-inspired Systems with Self-developing Mechanisms 151
André Stauffer, Daniel Mange, Joël Rossier, and Fabien Vannel

Development of a Tiny Computer-Assisted Wireless EEG Biofeedback
System 163
Haifeng Chen, Ssanghee Seo, Donghee Ye, and Jungtae Lee

Steps Forward to Evolve Bio-inspired Embryonic Cell-Based Electronic
Systems 174
*Elhadj Benkhelifa, Anthony Pipe, Mokhtar Nibouche, and
Gabriel Dragffy*

Evolution of Polymorphic Self-checking Circuits 186
Lukas Sekanina

Mechanical Hardware Evolution

Sliding Algorithm for Reconfigurable Arrays of Processors 198
Natalia Dowding and Andy M. Tyrrell

System-Level Modeling and Multi-objective Evolutionary Design of
Pipelined FFT Processors for Wireless OFDM Receivers 210
Erfu Yang, Ahmet T. Erdogan, Tughrul Arslan, and Nick Barton

Reducing the Area on a Chip Using a Bank of Evolved Filters 222
Zdenek Vasicek and Lukas Sekanina

Evolutionary Design

Walsh Function Systems: The Bisectional Evolutional Generation
Pattern 233
Nengchao Wang, Jianhua Lu, and Baochang Shi

Extrinsic Evolvable Hardware on the RISA Architecture	244
<i>Andrew J. Greensted and Andy M. Tyrrell</i>	
Evolving and Analysing “Useful” Redundant Logic	256
<i>Asbjørn Djupdal and Pauline C. Haddow</i>	
Adaptive Transmission Technique in Underwater Acoustic Wireless Communication	268
<i>Guoqing Zhou and Taebo Shim</i>	
Autonomous Robot Path Planning Based on Swarm Intelligence and Stream Functions	277
<i>Chengyu Hu, Xiangning Wu, Qingzhong Liang, and Yongji Wang</i>	
Research on Adaptive System of the BTT-45 Air-to-Air Missile Based on Multilevel Hierarchical Intelligent Controller	285
<i>Yongbing Zhong, Jinfu Feng, Zhizhuan Peng, and Xiaolong Liang</i>	
The Design of an Evolvable On-Board Computer	292
<i>Chen Shi, Shitan Huang, and Xuesong Yan</i>	

Evolutionary Algorithms in Hardware Design

Extending Artificial Development: Exploiting Environmental Information for the Achievement of Phenotypic Plasticity	297
<i>Gunnar Tufte and Pauline C. Haddow</i>	
UDT-Based Multi-objective Evolutionary Design of Passive Power Filters of a Hybrid Power Filter System	309
<i>Shuguang Zhao, Qiu Du, Zongpu Liu, and Xianghe Pan</i>	
Designing Electronic Circuits by Means of Gene Expression Programming II	319
<i>Xuesong Yan, Wei Wei, Qingzhong Liang, Chengyu Hu, and Yuan Yao</i>	
Designing Polymorphic Circuits with Evolutionary Algorithm Based on Weighted Sum Method	331
<i>Houjun Liang, Wenjian Luo, and Xufa Wang</i>	
Robust and Efficient Multi-objective Automatic Adjustment for Optical Axes in Laser Systems Using Stochastic Binary Search Algorithm	343
<i>Nobuharu Murata, Hirokazu Nosato, Tatsumi Furuya, and Masahiro Murakawa</i>	
Minimization of the Redundant Sensor Nodes in Dense Wireless Sensor Networks	355
<i>Dingxing Zhang, Ming Xu, Wei Xiao, Junwen Gao, and Wenshen Tang</i>	

Evolving in Extended Hamming Distance Space: Hierarchical Mutation
Strategy and Local Learning Principle for EHW 368
Jie Li and Shitan Huang

**Hardware Implementation of Evolutionary
Algorithms**

Adaptive and Evolvable Analog Electronics for Space Applications 379
*Adrian Stoica, Didier Keymeulen, Ricardo Zebulum,
Mohammad Mojarradi, Srinivas Katkoori, and Taher Daud*

Improving Flexibility in On-Line Evolvable Systems by Reconfigurable
Computing 391
Jim Torresen and Kyrre Glette

Evolutionary Design of Resilient Substitution Boxes: From Coding to
Hardware Implementation 403
Nadia Nadjah and Luiza de Macedo Mourelle

A Sophisticated Architecture for Evolutionary Multiobjective
Optimization Utilizing High Performance DSP 415
Quanxi Li and Jingsong He

FPGA-Based Genetic Algorithm Kernel Design 426
Xunying Zhang, Chen Shi, and Fei Hui

Using Systolic Technique to Accelerate an EHW Engine for Lossless
Image Compression 433
Yunbi Chen and Jingsong He

Author Index 445

An Online EHW Pattern Recognition System Applied to Sonar Spectrum Classification

Kyrre Glette¹, Jim Torresen¹, and Moritoshi Yasunaga²

¹ University of Oslo, Department of Informatics,
P.O. Box 1080 Blindern, 0316 Oslo, Norway
{kyrrehg,jimtoer}@ifi.uio.no

² University of Tsukuba, Graduate School of Systems and Information Engineering,
1-1-1 Ten-ou-dai, Tsukuba, Ibaraki, Japan
yasunaga@cs.tsukuba.ac.jp

Abstract. An evolvable hardware (EHW) system for high-speed sonar return classification has been proposed. The system demonstrates an average accuracy of 91.4% on a sonar spectrum data set. This is better than a feed-forward neural network and previously proposed EHW architectures. Furthermore, this system is designed for online evolution. Incremental evolution, data buses and high level modules have been utilized in order to make the evolution of the 480 bit-input classifier feasible. The classification has been implemented for a Xilinx XC2VP30 FPGA with a resource utilization of 81% and a classification time of 0.5 μ s.

1 Introduction

High-speed pattern recognition systems applied in time-varying environments, and thus needing adaptability, could benefit from an online evolvable hardware (EHW) approach [1]. One EHW approach to online reconfigurability is the Virtual Reconfigurable Circuit (VRC) method proposed by Sekanina in [2]. This method does not change the bitstream to the FPGA itself, rather it changes the register values of a circuit already implemented on the FPGA, and obtains virtual reconfigurability. This approach has a speed advantage over reconfiguring the FPGA itself, and it is also more feasible because of proprietary formats preventing direct FPGA bitstream manipulation. However, the method requires much logic resources.

An EHW pattern recognition system, Logic Design using Evolved Truth Tables (LoDETT), has been presented by Yasunaga et al. Applications include face image and sonar target recognition [3,4]. This architecture is capable of classifying large input vectors (512 bits) into several categories. The classifier function is directly coded in large AND gates. The category module with the highest number of activated AND gates determines the classification. Incremental evolution is utilized such that each category is evolved separately. The average recognition accuracy for this system, applied to the sonar target task, is 83.0%. However, evolution is performed *offline* and the final system is synthesized. This approach

gives rapid ($< 150\text{ns}$) classification in a compact circuit, but lacks run-time reconfigurability.

A system proposed earlier by the authors addresses the reconfigurability by employing a VRC-like array of high-level functions [5]. Online/on-chip evolution is attained, and therefore the system seems suited to applications with changes in the training set. However, the system is limited to recognizing one category out of ten possible input categories.

A new architecture was then proposed by the authors to allow for the high classification capabilities of the LoDETT system, while maintaining the online evolution features from [5]. This was applied to multiple-category face image recognition and a slightly higher recognition accuracy than the LoDETT system was achieved [6]. While in LoDETT a large number of inputs to the AND gates can be optimized away during circuit synthesis, the run-time reconfiguration aspect of the online architecture has led to a different approach employing fewer elements. The evolution part of this system has been implemented on an FPGA in [7]. Fitness evaluation is carried out in hardware, while the evolutionary algorithm runs on an on-chip processor.

In this paper the architecture, previously applied to face image recognition, has been applied to the sonar target recognition task. The nature of this application has led to differences in the architecture parameters. Changes in the fitness function were necessary to deal with the higher difficulty of this problem.

The sonar target dataset was presented by Gorman and Sejnowski in [8]. A feed-forward neural network was presented, which contained 12 hidden units and was trained using the back-propagation algorithm. A classification accuracy of 90.4% was reported. Later, better results have been achieved on the same data set, using variants of the Support Vector Machine (SVM) method. An accuracy of 95.2% was obtained in a software implementation presented in [9]. There also exists some hardware implementations of SVMs, such as [10], which performs biometric classification in 0.66ms using an FPGA.

The next section introduces the architecture of the evolvable hardware system. Then, the sonar return-specific implementation is detailed in section 3. Aspects of evolution are discussed in section 4. Results from the experiments are given and discussed in sections 5. Finally, section 6 concludes the paper.

2 The Online EHW Architecture

The EHW architecture is implemented as a circuit whose behaviour and connections can be controlled through configuration registers. By writing the genome bitstream from the genetic algorithm (GA) to these registers, one obtains the phenotype circuit which can then be evaluated. This approach is related to the VRC technique, as well as to the architectures in our previous works [11,5].

2.1 System Overview

A high-level view of the system can be seen in figure 1. The system consists of three main parts – the classification module, the evaluation module, and the