



Fundamentals of **MODERN VLSI DEVICES**



**YUAN TAUR
TAK H. NING**

FUNDAMENTALS OF MODERN VLSI DEVICES

YUAN TAUR

TAK H. NING



CAMBRIDGE
UNIVERSITY PRESS

PUBLISHED BY THE PRESS SYNDICATE OF THE UNIVERSITY OF CAMBRIDGE
The Pitt Building, Trumpington Street, Cambridge CB2 1RP, United Kingdom

CAMBRIDGE UNIVERSITY PRESS

The Edinburgh Building, Cambridge CB2 2RU, UK
40 West 20th Street, New York, NY 10011-4211, USA
477 Williamstown Road, Port Melbourne, VIC 3207, Australia
Ruiz de Alarcón 13, 28014 Madrid, Spain
Dock House, The Waterfront, Cape Town 8001, South Africa
<http://www.cambridge.org>

© Cambridge University Press 1998

This book is in copyright. Subject to statutory exception
and to the provisions of relevant collective licensing agreements,
no reproduction of any part may take place without
the written permission of Cambridge University Press.

First published 1998

Reprinted 1999, 2000, 2001, 2002

Printed in the United States of America

Typeset in Times Roman 11/14 pt. and Eurostile in L^AT_EX 2_ε [TB]

A catalog record for this book is available from the British Library

Library of Congress Cataloging-in-Publication Data

Taur, Yuan, 1946–

Fundamentals of modern VLSI devices / Yuan Taur, Tak H. Ning.
p. cm.

ISBN 0-521-55056-4. – ISBN 0-521-55959-6 (pbk.)

1. Metal oxide semiconductors, Complementary. 2. Bipolar
transistors. 3. Integrated circuits – Very large scale integration.
I. Ning, Tak H.. 1943–. II. Title.

TK7871.99.M44T38 1998

621.39'5 – dc21

98-16162

CIP

ISBN 0 521 55959 6 paperback

PREFACE

It has been fifty years since the invention of the bipolar transistor, more than forty years since the invention of the integrated-circuit (IC) technology, and more than thirty-five years since the invention of the MOSFET. During this time, there has been a tremendous and steady progress in the development of the IC technology with a rapid expansion of the IC industry. One distinct characteristic in the evolution of the IC technology is that the physical feature sizes of the transistors are reduced continually over time as the lithography technologies used to define these features become available. For almost thirty years now, the minimum lithography feature size used in IC manufacturing has been reduced at a rate of $0.7\times$ every three years. In 1997, the leading-edge IC products have a minimum feature size of $0.25\text{ }\mu\text{m}$.

The basic operating principles of large and small transistors are the same. However, the relative importance of the various device parameters and performance factors for transistors of the $1\text{-}\mu\text{m}$ and smaller generations is quite different from those for transistors of larger-dimension generations. For example, in the case of CMOS, the power-supply voltage was lowered from the standard 5 V, starting with the 0.6- to $0.8\text{-}\mu\text{m}$ generation. Since then CMOS power supply voltage has been lowered in steps once every few years as the device physical dimensions are reduced. At the same time, many physical phenomena, such as short-channel effect and velocity saturation, which are negligible in large-dimension MOSFETs, are becoming more and more important in determining the behavior of MOSFETs of deep-submicron dimensions. In the case of bipolar devices, breakdown voltage and base-widening effects are limiting their performance, and power dissipation is limiting their level of integration on a chip. Also, the advent of SiGe-base bipolar technology has extended the frequency capability of small-dimension bipolar transistors into the range previously reserved for GaAs and other compound-semiconductor devices.

The purpose of this book is to bring together the device fundamentals that govern the behavior of CMOS and bipolar transistors into a single text, with emphasis on those parameters and performance factors that are particularly important for VLSI (very-large-scale-integration) devices of deep-submicron dimensions. The book starts with a comprehensive review of the properties of the silicon material, and the basic physics of p–n junctions and MOS capacitors, as they relate to the fundamental principles of MOSFET and bipolar transistors. From there, the basic operation of MOSFET and bipolar

devices, and their design and optimization for VLSI applications are developed. A great deal of the volume is devoted to in-depth discussions of the intricate interdependence and subtle tradeoffs of the various device parameters pertaining to circuit performance and manufacturability. The effects which are particularly important in small-dimension devices, e.g., quantization of the two-dimensional surface inversion layer in a MOS-FET device and the heavy-doping effect in the intrinsic base of a bipolar transistor, are covered in detail. Also included in this book are extensive discussions on scaling and limitations to scaling of MOSFET and bipolar devices.

This book is suitable for use as a textbook by senior undergraduate or graduate students in electrical engineering and microelectronics. The necessary background assumed is an introductory understanding of solid-state physics and semiconductor physics. For practicing engineers and scientists actively involved in research and development in the IC industry, this book serves as a reference in providing a body of knowledge in modern VLSI devices for them to stay up to date in this field.

VLSI devices are too huge a subject area to cover thoroughly in one book. We have chosen to cover only the fundamentals necessary for discussing the design and optimization of the state-of-the-art CMOS and bipolar devices in the sub-0.5- μm regime. Even then, the specific topics covered in this book are based on our own experience of what the most important device parameters and performance factors are in modern VLSI devices.

Many people have contributed directly and indirectly to the topics covered in this book. We have benefited enormously from the years of collaboration and interaction we had with our colleagues at IBM, particularly in the areas of advanced silicon-device research and development. These include Douglas Buchanan, Hu Chao, T. C. Chen, Wei Chen, Kent Chuang, Peter Cook, Emmanuel Crabbé, John Cressler, Bijan Davari, Robert Dennard, Max Fischetti, David Frank, Charles Hsu, Genda Hu, Randall Isaac, Khalid Ismail, G. P. Li, Shih-Hsien Lo, Yuh-Jier Mii, Edward Nowak, George Sai-Halasz, Stanley Schuster, Paul Solomon, Hans Stork, Jack Sun, Denny Tang, Lewis Terman, Clement Wann, James Warnock, Siegfried Wiedmann, Philip Wong, Matthew Wordeman, Ben Wu, and Hwa Yu.

We would like to acknowledge the secretarial support of Barbara Grady and the support of our management at IBM Thomas J. Watson Research Center where this book was written. Finally, we would like to give special thanks to our families – Teresa, Adrienne, and Brenda Ning and Betty, Ying, and Hsuan Taur – for their support and understanding during this seemingly endless task.

Yuan Taur

Tak H. Ning

Yorktown Heights, New York, October, 1997

PHYSICAL CONSTANTS AND UNIT CONVERSIONS

Description	Symbol	Value and unit
Electronic charge	q	1.6×10^{-19} C
Boltzmann's constant	k	1.38×10^{-23} J/K
Vacuum permittivity	ϵ_0	8.85×10^{-14} F/cm
Silicon permittivity	ϵ_{si}	1.04×10^{-12} F/cm
Oxide permittivity	ϵ_{ox}	3.45×10^{-13} F/cm
Velocity of light in vacuum	c	3×10^{10} cm/s
Planck's constant	h	6.63×10^{-34} J-s
Free-electron mass	m_0	9.1×10^{-31} kg
Thermal voltage ($T = 300$ K)	kT/q	0.0259 V
Angstrom	\AA	$1 \text{\AA} = 10^{-8}$ cm
Nanometer	nm	$1 \text{ nm} = 10^{-7}$ cm
Micrometer (micron)	μm	$1 \mu\text{m} = 10^{-4}$ cm
Millimeter	mm	$1 \text{ mm} = 0.1$ cm
Meter	m	$1 \text{ m} = 10^2$ cm
Electron-volt	eV	$1 \text{ eV} = 1.6 \times 10^{-19}$ J
Energy = charge \times voltage	$E = qV$	<u>Joule</u> = <u>Coulomb</u> \times <u>Volt</u>
Charge = capacitance \times voltage	$Q = CV$	<u>Coulomb</u> = <u>Farad</u> \times <u>Volt</u>
Power = current \times voltage	$P = IV$	<u>Watt</u> = <u>Ampere</u> \times <u>Volt</u>
Time = resistance \times capacitance	$t = RC$	<u>second</u> = <u>Ω (ohm)</u> \times <u>Farad</u>
Current = charge/time	$I = Q/t$	<u>Ampere</u> = <u>Coulomb</u> / <u>second</u>
Resistance = voltage/current	$R = V/I$	<u>Ω (ohm)</u> = <u>Volt</u> / <u>Ampere</u>

LIST OF SYMBOLS

Symbol	Description	Unit
A	Area	cm^2
A_E	Emitter area	cm^2
α	Common-base current gain	None
α_0	Static common-base current gain	None
α_F	Forward common-base current gain in the Ebers–Moll model	None
α_R	Reverse common-base current gain in the Ebers–Moll model	None
α_T	Base transport factor	None
α_n	Electron-initiated rate of electron–hole pair generation per unit distance	cm^{-1}
α_p	Hole-initiated rate of electron–hole pair generation per unit distance	cm^{-1}
BV	Breakdown voltage	V
BV_{CBO}	Collector–base junction breakdown voltage with emitter open circuit	V
BV_{CEO}	Collector–emitter breakdown voltage with base open circuit	V
BV_{EBO}	Emitter–base junction breakdown voltage with collector open circuit	V
β	Common-emitter current gain	None
β_0	Static common-emitter current gain	None
β_F	Forward common-emitter current gain in the Ebers–Moll model	None
β_R	Reverse common-emitter current gain in the Ebers–Moll model	None
c	Velocity of light in vacuum ($= 3 \times 10^{10} \text{ cm/s}$)	cm/s
C	Capacitance	F
C_d	Depletion-layer capacitance (per unit area)	F (F/cm^2)

Symbol	Description	Unit
C_{dm}	Maximum depletion-layer capacitance (per unit area)	F (F/cm ²)
C_{dBE}	Base–emitter diode depletion-layer capacitance (per unit area)	F (F/cm ²)
C_{dBC}	Base–collector diode depletion-layer capacitance (per unit area)	F (F/cm ²)
C_D	Diffusion capacitance	F
C_{Dn}	Diffusion capacitance due to excess electrons	F
C_{Dp}	Diffusion capacitance due to excess holes	F
C_{DE}	Emitter diffusion capacitance	F
C_g	Intrinsic gate capacitance	F
C_i	Inversion-layer capacitance (per unit area)	F (F/cm ²)
C_{it}	Interface trap capacitance per unit area	F/cm ²
C_j	Junction capacitance per unit area	F/cm ²
C_J	Junction capacitance	F
C_L	Load capacitance	F
C_{in}	Equivalent input capacitance of a logic gate	F
C_{out}	Equivalent output capacitance of a logic gate	F
C_{ov}	Gate-to-source (-drain) overlap capacitance (per edge)	F
C_{ox}	Oxide capacitance per unit area	F/cm ²
C_{si}	Silicon capacitance per unit area	F/cm ²
C_w	Wire capacitance per unit length	F/cm
C_π	Base–emitter capacitance in the small-signal hybrid- π equivalent-circuit model	F
C_μ	Base–collector capacitance in the small-signal hybrid- π equivalent-circuit model	F
d	Width of diffusion region in a MOSFET	cm
D_n	Electron diffusion coefficient	cm ² /s
D_{nB}	Electron diffusion coefficient in the base of an n–p–n transistor	cm ² /s
D_p	Hole diffusion coefficient	cm ² /s
D_{pE}	Hole diffusion coefficient in the emitter of an n–p–n transistor	cm ² /s
ΔV_t	Threshold voltage roll-off due to short-channel effect	V
ΔE_g	Apparent bandgap narrowing	J
ΔE_{gB}	Bandgap-narrowing parameter in the base region	J
$\Delta E_{g, SiGe}$	Total base bandgap narrowing due to Ge in the SiGe-base bipolar transistor	J
E	Energy	J
E_c	Conduction-band edge	J
E_v	Valence-band edge	J

Symbol	Description	Unit
E_a	Ionized-acceptor energy level	J
E_d	Ionized-donor energy level	J
E_f	Fermi energy level	J
E_g	Energy gap of silicon	J
E_i	Intrinsic Fermi level	J
\mathcal{E}	Electric field	V/cm
\mathcal{E}_c	Critical field for velocity saturation	V/cm
\mathcal{E}_{eff}	Effective vertical field in MOSFET	V/cm
\mathcal{E}_{ox}	Oxide electric field	V/cm
\mathcal{E}_s	Electric field at silicon surface	V/cm
\mathcal{E}_x	Vertical field in silicon	V/cm
\mathcal{E}_y	Lateral field in silicon	V/cm
ϵ_0	Vacuum permittivity ($= 8.85 \times 10^{-14}$ F/cm)	F/cm
ϵ_{si}	Silicon permittivity ($= 1.04 \times 10^{-12}$ F/cm)	F/cm
ϵ_{ox}	Oxide permittivity ($= 3.45 \times 10^{-13}$ F/cm)	F/cm
f	Probability that an electronic state is filled	None
f	Frequency, clock frequency	Hz
f_{max}	Maximum frequency of oscillation	Hz
f_T	Cutoff frequency	Hz
FI	Fan-in	None
FO	Fan-out	None
ϕ	Barrier height	V
ϕ_{ox}	Silicon–silicon dioxide interface potential barrier for electrons	V
ϕ_{ms}	Work-function difference between metal and silicon	V
ϕ_n	Electron quasi-Fermi potential	V
ϕ_p	Hole quasi-Fermi potential	V
g	Number of degeneracy	None
g_{ds}	Small-signal output conductance	A/V
g_m	Small-signal transconductance	A/V
G_E	Emitter Gummel number	s/cm ⁴
G_B	Base Gummel number	s/cm ⁴
γ	Emitter injection efficiency	None
h	Planck's constant ($= 6.63 \times 10^{-34}$ J-s)	J-s
i	Time-dependent current	A
i_B	Time-dependent base current in a bipolar transistor	A
i_b	Time-dependent small-signal base current	A
i_C	Time-dependent collector current in a bipolar transistor	A

Symbol	Description	Unit
i_c	Time-dependent small-signal collector current	A
i_E	Time-dependent emitter current in a bipolar transistor	A
I	Current	A
I_B	Static base current in a bipolar transistor	A
I_C	Static collector current in a bipolar transistor	A
I_E	Static emitter current in a bipolar transistor	A
I_S	Switch current in an ECL circuit	A
I_g	Gate current in a MOSFET	A
I_0	MOSFET current per unit width at threshold	A/cm
I_{dsat}	MOSFET saturation current	A
I_{on}	MOSFET on current (per unit width)	A (A/cm)
I_{off}	MOSFET off current (per unit width)	A (A/cm)
I_n	nMOSFET current per unit width	A/cm
I_p	pMOSFET current per unit width	A/cm
I_N	nMOSFET current	A
I_P	pMOSFET current	A
I_{ds}	Drain-to-source current in a MOSFET	A
I_{sx}	Substrate current in a MOSFET	A
J	Current density	A/cm ²
J_B	Base current density	A/cm ²
J_C	Collector current density	A/cm ²
J_n	Electron current density	A/cm ²
J_p	Hole current density	A/cm ²
k	Boltzmann's constant ($= 1.38 \times 10^{-23}$ J/K)	J/K
κ	Scaling factor (>1)	None
l	Mean free path	cm
L	Length, MOSFET channel length	cm
L_D	Debye length	cm
L_n	Electron diffusion length	cm
L_p	Hole diffusion length	cm
L_{met}	Metallurgical channel length of MOSFET	cm
L_{eff}	Effective channel length of MOSFET	cm
L_w	Wire length	cm
m	MOSFET body-effect coefficient	None
m_0	Free-electron mass ($= 9.1 \times 10^{-31}$ kg)	kg
m^*	Electron effective mass	kg
M	Avalanche multiplication factor	None
μ	Carrier mobility	cm ² /V-s

Symbol	Description	Unit
μ_{eff}	Effective mobility	$\text{cm}^2/\text{V}\cdot\text{s}$
μ_n	Electron mobility	$\text{cm}^2/\text{V}\cdot\text{s}$
μ_p	Hole mobility	$\text{cm}^2/\text{V}\cdot\text{s}$
n	Density of free electrons	cm^{-3}
n_0	Density of free electrons at thermal equilibrium	cm^{-3}
n_i	Intrinsic carrier density	cm^{-3}
n_{ie}	Effective intrinsic carrier density	cm^{-3}
n_{ieB}	Effective intrinsic carrier density in base of bipolar transistor	cm^{-3}
n_{ieE}	Effective intrinsic carrier density in emitter of bipolar transistor	cm^{-3}
n_n	Density of electrons in n-region	cm^{-3}
n_p	Density of electrons in p-region	cm^{-3}
N_a	Acceptor impurity density	cm^{-3}
N_d	Donor impurity density	cm^{-3}
N_b	Impurity concentration in bulk silicon	cm^{-3}
N_c	Effective density of states of conduction band	cm^{-3}
N_v	Effective density of states of valence band	cm^{-3}
N_B	Base doping concentration	cm^{-3}
N_C	Collector doping concentration	cm^{-3}
N_E	Emitter doping concentration	cm^{-3}
p	Density of free holes	cm^{-3}
p_0	Density of free holes at thermal equilibrium	cm^{-3}
p_n	Density of holes in n-region	cm^{-3}
p_p	Density of holes in p-region	cm^{-3}
P	Power dissipation	W
P_{ac}	Active power dissipation	W
P_{off}	Standby power dissipation	W
q	Electronic charge ($= 1.6 \times 10^{-19}$ C)	C
Q	Charge	C
Q_B	Excess minority charge in the base	C
Q_E	Excess minority charge in the emitter	C
Q_{BE}	Excess minority charge in the base-emitter space-charge region	C
Q_{BC}	Excess minority charge in the base-collector space-charge region	C
Q_{DE}	Total stored minority-carrier charge in a bipolar transistor biased in the forward-active mode	C
Q_{pB}	Hole charge per unit area in base of n-p-n transistor	C/cm^2

Symbol	Description	Unit
Q_s	Total charge per unit area in silicon	C/cm ²
Q_d	Depletion charge per unit area	C/cm ²
Q_i	Inversion charge per unit area	C/cm ²
Q_f	Fixed oxide charge per unit area	C/cm ²
Q_m	Mobile charge per unit area	C/cm ²
Q_{it}	Interface trapped charge per unit area	C/cm ²
Q_{ot}	Oxide trapped charge per unit area	C/cm ²
Q_{ox}	Equivalent oxide charge density per unit area	C/cm ²
r, R	Resistance	Ω
r_b	Base resistance	Ω
r_{bi}	Intrinsic base resistance	Ω
r_{bx}	Extrinsic base resistance	Ω
r_c	Collector series resistance	Ω
r_e	Emitter series resistance	Ω
r_0	Output resistance in small-signal hybrid- π equivalent-circuit model	Ω
r_π	Input resistance in small-signal hybrid- π equivalent-circuit model	Ω
R_L	Load resistance in a circuit	Ω
R_s	Source series resistance	Ω
R_d	Drain series resistance	Ω
R_{sd}	Source-drain series resistance	Ω
R_{ch}	MOSFET channel resistance	Ω
R_w	Wire resistance per unit length	Ω/cm
R_{Sbi}	Sheet resistance of intrinsic-base layer	Ω/\square
R_{sw}	Equivalent switching resistance of a CMOS gate	Ω
R_{swn}	Equivalent switching resistance of nMOSFET pulldown	Ω
R_{swp}	Equivalent switching resistance of pMOSFET pullup	Ω
ρ	Resistivity	$\Omega\text{-cm}$
ρ	Charge density	C/cm ³
ρ_{sh}	Sheet resistivity	Ω/\square
ρ_{ch}	Sheet resistivity of MOSFET channel	Ω/\square
ρ_{sd}	Sheet resistivity of source or drain region	Ω/\square
ρ_c	Specific contact resistivity	$\Omega\text{-cm}^2$
S	MOSFET subthreshold slope	V/decade
S_p	Surface recombination velocity for holes	cm/s
σ_V	Vertical straggle of Gaussian doping profile	cm
σ_L	Lateral straggle of Gaussian doping profile	cm
t	Time	s

Symbol	Description	Unit
t_B	Base transit time	s
t_E	Emitter delay time	s
t_{BE}	Base–emitter depletion-layer transit time	s
t_{BC}	Base–collector depletion-layer transit time	s
t_{ox}	Oxide thickness	cm
t_w	Thickness of wire	cm
T	Absolute temperature	K
τ	Lifetime	s
τ	Circuit delay	s
τ_b	Buffered delay	s
τ_{int}	Intrinsic, unloaded delay	s
τ_F	Forward transit time of bipolar transistor	s
τ_n	Electron lifetime	s
τ_n	nMOSFET pulldown delay	s
τ_{nB}	Electron lifetime in base of n–p–n transistor	s
τ_p	Hole lifetime	s
τ_p	pMOSFET pullup delay	s
τ_{pE}	Hole lifetime in emitter of n–p–n transistor	s
τ_R	Reverse transit time of bipolar transistor	s
τ_w	Wire RC delay	s
v	Velocity	cm/s
v_{th}	Thermal velocity	cm/s
v_d	Carrier drift velocity	cm/s
v_{sat}	Saturation velocity of carriers	cm/s
V	Voltage	V
V	Quasi-Fermi level along MOSFET channel	V
V_A	Early voltage	V
V_{app}	Applied voltage across p–n diode	V
V'_{app}	Applied voltage appearing immediately across p–n junction (smaller than V_{app} by IR drops in series resistances)	V
V_{BE}	Base–emitter bias voltage	V
V_{BC}	Base–collector bias voltage	V
V_{CE}	Collector-to-emitter voltage	V
V_{dd}	Power-supply voltage	V
V_{ds}	Source-to-drain voltage	V
V_{dsat}	MOSFET drain saturation voltage	V
V_{fb}	Flat-band voltage	V
V_{ox}	Potential drop across oxide	V
V_g	Gate voltage	V

Symbol	Description	Unit
V_{bs}	Substrate reverse-bias voltage	V
V_t	Threshold voltage ($2\psi_B$ definition)	V
V_{on}	Linearly extrapolated threshold voltage	V
V_{in}	Input node voltage of a logic gate	V
V_{out}	Output node voltage of a logic gate	V
V_x	Node voltage between stacked nMOSFETs of a NAND gate	V
W	Width, MOSFET width	cm
W_n	nMOSFET width	cm
W_p	pMOSFET width	cm
W_B	Intrinsic-base width	cm
W_d	Depletion-layer width	cm
W_{dBE}	Base-emitter junction depletion-layer width	cm
W_{dBC}	Base-collector junction depletion-layer width	cm
W_{dm}	Maximum depletion-layer width	cm
W_{dm}^0	Maximum depletion-layer width in long-channel device	cm
W_E	Emitter-layer width (thickness)	cm
W_S	Source junction depletion-layer width	cm
W_D	Drain junction depletion-layer width	cm
ω	Angular frequency	rad/s
x_j	Junction depth	cm
x_c, x_i	Depth of inversion channel	cm
ψ	Potential	V
ψ_B	Difference between Fermi level and intrinsic level	V
ψ_{bi}	Built-in potential	V
ψ_f	Fermi potential	V
ψ_i	Intrinsic potential	V
ψ_s	Surface potential	V

CONTENTS

<i>Physical Constants and Unit Conversions</i>	<i>page xi</i>
<i>List of Symbols</i>	<i>xiii</i>
<i>Preface</i>	<i>xxi</i>
1 INTRODUCTION	1
1.1 Evolution of VLSI Device Technology	1
1.2 Modern VLSI Devices	4
1.2.1 Modern CMOS Transistors	4
1.2.2 Modern Bipolar Transistors	5
1.3 Scope and Brief Description of the Book	5
2 BASIC DEVICE PHYSICS	9
2.1 Electrons and Holes in Silicon	9
2.1.1 Energy Bands in Silicon	9
2.1.2 n-Type and p-Type Silicon	12
2.1.3 Carrier Transport in Silicon	19
2.1.4 Basic Equations for Device Operation	24
2.2 p–n Junctions	29
2.2.1 Built-in Potential and Applied Potential	29
2.2.2 Abrupt Junctions	31
2.2.3 The Diode Equation	38
2.2.4 Current-Voltage Characteristics	42
2.2.5 Time-Dependent and Switching Characteristics	50
2.2.6 Diffusion Capacitance	57
2.3 MOS Capacitors	58
2.3.1 Surface Potential: Accumulation, Depletion, and Inversion	58

2.3.2	Electrostatic Potential and Charge Distribution in Silicon	63
2.3.3	Capacitances in an MOS Structure	68
2.3.4	Polysilicon Work Function and Depletion Effects	74
2.3.5	MOS Under Nonequilibrium and Gated Diodes	78
2.3.6	Charge in Silicon Dioxide and at the Silicon–Oxide Interface	82
2.3.7	Effect of Interface Traps and Oxide Charge on Device Characteristics	86
2.4	High-Field Effects	90
2.4.1	Impact Ionization and Avalanche Breakdown	90
2.4.2	Band-to-Band Tunneling	94
2.4.3	Tunneling into and Through Silicon Dioxide	95
2.4.4	Injection of Hot Carriers from Silicon into Silicon Dioxide	97
2.4.5	High-field Effects in Gated Diodes	99
2.4.6	Dielectric Breakdown	100
	Exercises	106
3	MOSFET DEVICES	112
3.1	Long-Channel MOSFETs	113
3.1.1	Drain-Current Model	114
3.1.2	MOSFET I – V Characteristics	117
3.1.3	Subthreshold Characteristics	125
3.1.4	Substrate Bias and Temperature Dependence of Threshold Voltage	129
3.1.5	MOSFET Channel Mobility	132
3.1.6	MOSFET Capacitances and Inversion-Layer Capacitance Effect	135
3.2	Short-Channel MOSFETs	139
3.2.1	Short-Channel Effect	139
3.2.2	Velocity Saturation	149
3.2.3	Channel Length Modulation	154
3.2.4	Source–Drain Series Resistance	158
3.2.5	MOSFET Breakdown	160
	Exercises	161

4	CMOS DEVICE DESIGN	164
4.1	MOSFET Scaling	164
4.1.1	Constant-Field Scaling	164
4.1.2	Generalized Scaling	167
4.1.3	Nonscaling Effects	170
4.2	Threshold Voltage	173
4.2.1	Threshold-Voltage Requirement	173
4.2.2	Nonuniform Doping	177
4.2.3	Channel Profile Design	184
4.2.4	Quantum Effect on Threshold Voltage	194
4.2.5	Discrete Dopant Effects on Threshold Voltage	200
4.3	MOSFET Channel Length	202
4.3.1	Various Definitions of Channel Length	202
4.3.2	Extraction of the Effective Channel Length	204
4.3.3	Physical Meaning of Effective Channel Length	211
	Exercises	221
5	CMOS PERFORMANCE FACTORS	224
5.1	Basic CMOS Circuit Elements	224
5.1.1	CMOS Inverters	224
5.1.2	CMOS NAND and NOR Gates	232
5.1.3	Inverter and NAND Layouts	237
5.2	Parasitic Elements	240
5.2.1	Source–Drain Resistance	240
5.2.2	Parasitic Capacitances	244
5.2.3	Gate Resistance	247
5.2.4	Interconnect R and C	250
5.3	Sensitivity of CMOS Delay to Device Parameters	257
5.3.1	Propagation Delay and Delay Equation	257
5.3.2	Delay Sensitivity to Channel Width, Length, and Gate Oxide Thickness	264
5.3.3	Sensitivity of Delay to Power-Supply Voltage and Threshold Voltage	269
5.3.4	Sensitivity of Delay to Parasitic Resistance and Capacitance	272