1991 IEEE COMPCON SPRING

COMPCON SPRING '91 digest of papers

San Francisco, California February 25 - March 1, 1991



IEEE Computer Society Press Los Alamitos, California

Washington • Brussels • Tokyo

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and are published as presented and without change, in the interests of timely dissemination. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society Press, or The Institute of Electrical and Electronics Engineers, Inc.

Published by



IEEE Computer Society Press 10662 Los Vaqueros Circle P.O. Box 3014 Los Alamitos, CA 90720-1264

Copyright © 1991 by the Institute of Electrical and Electronics Engineers, Inc.

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 29 Congress Street, Salem, MA 01970. Instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. For other copying, reprint or republication permission, write to Director, Publishing Services, IEEE, 345 East 47th Street, New York, NY 10017. All rights reserved.

IEEE Computer Society Press Order Number 2134 Library of Congress Number 90-85549 IEEE Catalog Number 91CH2961-1 ISBN 0-8186-2134-6 (paper) ISBN 0-8186-6134-8 (microfiche) ISBN 0-8186-9134-4 (case) SAN 264-620X

Additional copies can be ordered from:

EEE Computer Society Press
Customer Service Center
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA 90720-1264

IEEE Computer Society
13, Avenue de l'Aquilon
B-1200 Brussels
BELGIUM

IEEE Computer Society Ooshima Building 2-19-1 Minam:-Aoyama, Minato-Ku Tokyo 107, JAPAN IEEE Service Center 445 Hoes Lane P.O. Box 1331 Piscataway, NJ 08855-1331

Lisa O'Conner and Anne Copeland MacCallum, Production Editors
Printed in United States of America by McNaughton & Gunn, Inc.
Cover designed by Jack Ballestero



The institute of Electrical and Electronics Engineers, Inc.

General Chairman's Message



Welcome to San Francisco and the Cathedral Hill Hotel for the 36th Annual IEEE International Computer Conference, COMPCON Spring '91. The nature of COMPCON, this year's only broad-based general computer conference sponsored by the IEEE Computer Society, demands a good balance between depth and breadth in coverage of computer-related topics. We continue the conference format started three years ago, offering special featured sessions at the beginning of each day of the technical program to hear personal insights from industry leaders, followed by four parallel tracks, each on a special theme. The conference also has seven tutorial sessions, four on Monday and three on Friday.

The production of COMPCON is made possible by the collective effort of many volunteers, especially the members of the Steering Committee headed by Fred Buelow, and several subcommittes. Many thanks are due to Glen Langdon, Jim Dickie, Bob Fink, Andy Goforth, Rex Rice and Pam Sloan for their enormous and meticulous effort in running the publicity campaign for this year's COMPCON. Special thanks to Bob Fink for his effort and dedication in setting up the local arrangements, and to Roy Lee and Joe Fernandez for organizing the Monday and Friday tutorials. We also thank Dave Hunt, Ross Gaunt, Lori Goerz, Donna Hunt and Jim Rawlings for their administrative support in handling registration and the treasury. Jackie Olila deserves a special recognition for her perseverance and effort in putting together this Digest of Papers. We are also grateful to the members of the IEEE Computer Society's local chapter for their contributions, especially their liaison on our Steering Committee, Ken Majithia. Last, but not least, we thank Ken Miura and Sid Fernbach for their continued advice and guidance to this year's committee.

The heart of COMPCON is the technical program. This is the result of the planning, patience and hard work of our Program Co-Chairs, Michelle Aden and Creve Maples and the contributions of the distinguished members of their Program Committee. We are sure that the result of their effort is an excellent program covering a wide range of topics in the computer field. We also appreciate the effort put forth by the individual session chairpeople and all of the speakers in the conference.

We would like to bring to your attention the two social hours on Tuesday and Wednesday at 5 P.M. There you will have the opportunity to meet your fellow attendees and to meet and discuss the conference with the members of the various COMPCON committees. The entire production committees wish you an enjoyable week at COMPCON under our continued Intellectual Leverage theme!

Roger E. Anderson General Chairman COMPCON Spring '91



Program Chairpersons' Message



On behalf of the Program Committee, we wish to welcome you to COMPCON Spring '91, the 36th Annual IEEE International Computer Conference. COMPCON continues its tradition of providing a high-quality forum where computer professionals - engineers, designers, managers, programmers, teachers, users, etc. - can gather to report on and learn about the latest state-of-the-art developments in the broad area of computer science and engineering. In an era with an increasing emphasis on specialization, COMPCON is one of the few remaining broad-based computer conferences. The technical program of the conference is a reflection of what the Program Committee currently perceives as the important topics and significant new developments in the field of computing. The Committee has worked diligently to create a well-balanced program that emphasizes both the breadth of the field and quality of work. Leaders from academia, government, and industry will be presenting their latest results and opinions. All presentations are invited. The program utilizes sessions, tracks, featured speakers and tutorials to achieve both specific focus and breadth of coverage.

Every day begins with Featured Speakers presentations. This year our Featured Speakers will focus on the trends and technology which will shape the direction of computing into the 21st Century. These include "Towards 10 ¹⁵ MIPS", by Eric Drexler, president of the Foresight Institute; "America's Answer To Foreign Competition: The Entrepreneur And Inventor" by Gil Hyatt, an inventor recently awarded the patent for the microprocessor, "Virtual Reality: A Computer Science Perspective" by Jaron Lanier, founder and CEO of VPL Research; "Televisions of Tomorrow: Signals With A Sense Of Themselves" by Andy Lipman, associate director of the MIT Media Lab; and "GaAs Digital ICs: The Future Is Now" by Lou Tomasetto, president of Vitesse Semiconductor Corp.

Through the years COMPCON has managed to preserve its excellent technical quality through the hard work of its volunteers in both the Program and Steering Committees. We wish to thank the members of the Program Committee - Roger Anderson, Richard Belgard, Alan G. Bell, Chuck Clanton, Dave Ditzel, Mohammad Ketabchi, Robert Keller, Cary Kornfeld, Ted Laliotis, Glen Langdon, Stan Mazor, Kenichi Miura, Yale Patt, Ken Stevens, and John Wharton - for their effort. We would also like to thank the Session Chairpeople for volunteering to organize and run a session, and of course the speakers who really provide the heart of the conference. A special thanks is also extended to the Steering Committee for their support, to Roy Lee for organizing the tutorials, and to Bob Fink for handling the local arrangements and publicity. Jacquelyn Olila deserves a very special thanks for her tireless efforts in collecting the author's contributions and getting this Digest prepared on time. We also wish thank Carol Lujan for assisting us with the administrative task of puting the conference together. Finally we would like to acknowledge the cooperation and support of Sun Microsystems and Sandia National Laboratories in providing us the time and resources to bring the program together.

Creve Maples
Program Co-Chairperson
COMPCON Spring '91

Michelle Aden Program Co-Chairperson COMPCON Spring '91

Compcon Spring 91 Steering Committee

Roger E. Anderson, General Chair, LLNL Fred Buelow, Steering Chair, HaL Computer Michelle Aden, Program Co-Chair, Sun Microsystems Jim Dickie, Publicity, DEMAX Bob Fink, Local Arrangements, Publicity, LBL Ross Gaunt, Computer Support, LLNL Lori Goerz, Registration Co-chair, LLNL Andre Goforth, Publicity, NASA Ames Dave Hunt, Registrar, LLNL Donna Hunt, Administrative Assistance, Consultant Glen G. Langdon, Jr., Publicity, University of California Santa Cruz. Roy Lee, Tutorials, Sandia National Lab. Ken Majithia, IEEE CS Local Chapter Liaison, IBM Creve Maples, Program Co-Chair, Sandia National Laboratory Kenichi Miura, Past General Chair, Fujitsu America, Inc. Jacquelyn S. Olila, Digest, SRI International James Rawlings, Treasurer, LLNL, Rex Rice, Publicity, Consultant Pamela Sloane, Publicity, Solarix Systems

Compcon Spring 91 Program Committee

Michelle Aden, Program Co-Chair, Sun Microsystems Creve Maples, Program Co-Chair, Sandia National Laboratory Roger E. Anderson, LLNL Richard Belgard, Consultant Alan G. Bell, XEROX PARC Chuck Clanton, Consultant Dave Ditzel, Sun Microsystems Jim Gray, Digital Equipment Corp., SF Systems Center Mohammad Ketabchi, Santa Clara University Robert Keller, University of California Davis-Cary Kornfeld, NEC Theodore Laliotis, Hewlett-Packard Company Glen G. Langdon, Jr., University of California Santa Cruz Stan Mazor, Synopsys Kenichi Miura, Fujitsu America, Inc. Yale Patt, University of Michigan Kenneth G. Stevens, Jr., NASA-Ames Research Center

John Wharton, Applications Research

COMPCON SPRING 91

Table of Contents

Program CoChairman's Message
MICROPROCESSOR HARDWARE Track:
00 MIPS and Counting Chair: John Wharton
Performance Enhancements in the Superscalar i960MM Embedded Microprocessor
Cowards the Single Chip PC Chair: John Wharton
The AMD Am286 TM ZX Microprocessor
Desktop SPARC-Compliant Systems Chair: Phil Huelson
T. Lacey Marriage of PC and Workstation Technologies
ARALLEL COMPUTING Tracks
LNL Parallel Computing hair: Eugene. D. Brooks, III
BBN TC2000 Architecture and Programming Models
arallel Computing at Caltech hair: Paul Messina
Parallel and Distributed Supercomputing at Caltech

Chair: Roger Anderson	
Integrated Heterogeneous Processing	8
The Star 910/VP as a Scientific Computer in Sun Networks.	80
G.J. Culler The DN10000TX: A New High-Performance PRISM Processor	9(
DATABASE TECHNOLOGY Track	
Parallel DataBase Implementation Chair: Mike Pong	
Moving Data in Parallel	
Optimizing Parallel Query Plans and Execution	0:
Load Balancing Batch and Interactive Queries in a Highly Parallel Environment	10
SQL Access: Heterogeneous Data-Base Interoperability Chair: Rao Yendluri	
SQL Access Overview	
SQL Access and ANSI/ISO SQL and X/Open	2(
SQL Access and ISO/RDA	23
Heterogeneous MultiDatabase Interoperability Chair: Witold Litwin	
Pegasus: A System for Seamless Integration of Heterogeneous Information Sources	28 37
M. Rusinglewicz and D. Georgakopowos Deadlock Problems in a Multidatabase Environment	
Y. Breitbart, W. Litwin, and A. Silberschatz Maintaining Transaction Consistency in Multidatabases Using Quasi Serializable Executions 1	
W. Du, A.K. Elmagarmid, and W. Kim	
COMPUTING & SOCIETY Track	
Computer Security: Towards Deployed Systems Chair: Karl Levitt	
Towards a Testbed for Malicious Code Detection	
Password Management	67
A System for Distributed Intrusion Detection	70
K.N. Levitt, B. Mukherjee, D.L. Mansur, K.L. Pon, and S.E. Smaha The Verification of Secure Distributed Systems	77
J. ALVENTI DAS WILL A. LEVILL	

Chair: Jim Warren
Computers and Privacy in the Pivotal Decade
Threats to Privacy and Public Keys for Protection
Protections FOR the Information Age Chair: Jim Warren
Freedom of the Press for the Press of the Future
WORKSTATIONS Track
Hewlett Packard/Apollo Next Generation RISC Workstations Chair: Mark Forsyth
CMOS PA-RISC Processor for A New Family of Workstations
System Design for a Low Cost PA-RISC Desktop Workstation . 208 R. Horning, L. Johnson, L. Thayer, D. Li, V. Meier, C. Dowdell, and D. Roberts Architecture and Compiler Enhancements for PA-RISC Workstations
The DECStation 5100 Chair: Dileep Bhandharkar
DECStation 5000 Model 200
TURBOchannel
Z. Hussain and B. Kelleher
The Intergragh Clipper C400 Processor Chair: Bob Moeller
Future Directions in CLIPPER Processors
The C400 Clipper Superscaler/Superpipelined RISC Design
Code Restructuring for Enhanced Performance on a Pipelined Processor
HIGH PERFORMANCE COMPUTING Track
New SIMD Architectures Chair: Roger Anderson
The Data Transport Computer TM: A 3-Dimensional Massively Parallel SIMD Computer
Parallel Processors Chair: Kenichi Miura
Applications of the MasPar MP-1 at NASA/Goddard

One Year with an iPSC/860
An ECL RISC Multiprocessor
High-Performance Computer Systems Chair: Ken Stevens
VP2000 Series Dual Scalar and Quadruple Scalar Models Supercomputing Systems - A New Concept in Vector Processing
K. Miura, H. Nagakura, and H. Tamura The NEC SX-3 Supercomputer System
T. Watanabe IBM ES/9000 Model 320 Air-Cooled Computer Technology
V. Gani, M. Graf, K. Mathews, and E. Eichelberger
MULTIMEDIA Track
Video Processors and Multi-Media Chair: John Wharton
The C-Cube CL550 JPEG Image Compression Processor
Intel's i750 (R) Video Processor — The Programmable Solution
A Flexible Chip Set for Intra Frame Video Compression
Video Compression Standards
Chair: Theodore A. Laliotis
The MPEG Video Compression Standard
MPEG-Audio Draft, Description as of December 10, 1990: ISO/IEC JTC1/SC2/WG11 336
MPEG Systems Committee Draft: ISO/IEC JTC1/SC2/WG11
An Overview of the Fluent Video System Architecture
Advances in Data Compression - Lets Get Small Chair: Glen G. Langdon
General Purpose Data Compression ICs
D.R. Helman JPEG ⁺⁺ : Selective Compression for High Quality Color Desktop Publishing
A. Ligtenberg Adaptive Binary Arithmetic Coding for Multi-media Applications
SOFTWARE Track
Trends in UNIX Software Chair: Jeffrey Haemer
PANEL SESSION UNIX Software Next
P.H. Salus Trends in UNIX Software
A Look at Computing in the 1990s

Constraint Programming Languages Chair: Joxan Jaffar	
The CLP(R) Language and System: An Overview J. Jaffar, S. Michaylov, P.J. Stuckey, and R.H.C. Yap The CLP Language CHIP: Constraint Solving and Applications P. Van Hentenryck	
Constraint Hierarchies and Their Applications. A. Borning, B. Freeman-Benson, J. Maloney, and M. Wilson	388
Parailei Languages Chair: Bob Keller	
Vectorization of an Applicative Language: Current Results and Future Directions D.C. Cann	
Portable Programs for Parallel Computers Using STRAND88	•
Parallelism, Distribution, and Synchronization in SR.	
Parallel Programming In Ada: Experience and Results	413
FUTURE DIRECTIONS Track	
EDA Environments in 1995 - What Will They Be Like Chair: Jeff Lewis	
EDA Environments in 1995: Specification, Not Implementation	424
EDA 1995: Challenges for ASIC Vendors	428
EDA Environments in 1995 for Systems Development	434
Computing Systems Based On Optical Logic Chair: Joe Goodman	. •
A Digital Optical Implementation of RISC. R. S. Rudokas and P. S. Guilfoyle Optical Disks in Optical Computing. M.A. Neifeld, A.A. Yamamura, S. Rakshit, S. Kobayashi, and D. Psaltis	436
Formal Methods in Hardware Design Chair: Phil Windley	
From Formal Verification To Silicon Compilation	
Hardware Designs	
The Practical Verification of Microprocessor Designs	462
APPLIED COMPUTING - STATE-OF-THE-ART Track	
Rapid Commercialization of Handwriting and Text Recognition Chair: Larry Spitz	
Neural Network Approach To Handprint Character Recognition	

Automated Recognition of Embossed Characters Using Artificial Neural Systems	.476
Handwriting Recognition in the GO Operating System	483
Multiple Neural Net Architectures for Character Recognition	, 487
What is Software Design: Why Isn't It Software Engineering? Chair: Terry Winograd	
The Relation of Design to Human Concerns	
Conceptual Models and Metaphor in Software Design	
Interacting With Users in the Design Process	, 50 0
OBJECT AND DATABASE TECHNOLOGY Track	
Intelligent Database Technology Chair: Mohammad Ketabchi	
Intelligent Object-Oriented Features in Distributed Databases	
Database Systems	
Declarative Reasoning Extensions to Commercial SQL Database Management Systems	
A Pattern-Based Constraint Specification Language for Object-Oriented Databases	, 522
Object Technology: Present and Future Chair: Dr. Rao Mikkilineni	
Issues in the Adoption of Object-Oriented Paradigm	534
Current State of Object Technology in Japan	540
A Perspective on Object-Oriented Technology	
Foundations of Concurrency Among Objects	. 55 3
Advanced Transaction Models Chair: Andreas Reuter	
Advanced Rule Driven Transaction Management	, 5 62
Coordinating Activities Through Extended Sagas: A Summary	
ConTracts: A Means for Improving Reliability in Distributed Computing	, 574
COOPERATION AND COMPUTERS Track	
Industrial Partnerships for Commercialization of U.S. Government Technology Chair: Joseph Allen	
Licensing Government Funded Technologies at the University of California	<i>-</i> 582

Commercializing Federal Technology		
Opportunities for Accelerating Commercial Development Via Effective Partnering, R.E. Barks		590
Experience with Joint US/JAPAN Computing Ventures Chair: M.A. Harrison	7	
PANEL SESSION A Lawyer's Perspective On Joint U.S./Japan Computing Ventures		594
Author Index		597

¥

MICROPROCESSOR HARDWARE TRACK

100 MIPS and Counting

Performance Enhancements in the Superscalar i960MM Embedded Microprocessor

S. McGeady, R. Steck, G. Hinton, A. Bajwa

Intel Corporation, Hillsboro, OR

Abstract

Continued research into Intel's i960 architecture has resulted in the development of performance improvements beyond those implemented in the i960CA microprocessor. These improvements allow additional superscalar dispatch opportunities, reduce memory access delays and enhance the performance of specific instructions. The i960MM microprocessor is an implementation of these performance enhancements. Additionally, the i960MM includes an implementation of a full-function floating-point unit. Performance of 27 MFLOPS (single precision) and 16 MFLOPS (double precision) is achieved on the Linpack benchmarks at 40 MHz. This paper describes both the micro-architectural enhancements to the i960 and the new floating-point unit.

1. Introduction

In 1989 Intel introduced the i960CA, the first microprocessor capable of decoding, dispatching, executing, and returning results from more than one instruction per basic clock cycle. Evolutionary enhancements have been made to a version of the i960CA core that allow more opportunities to dispatch and execute instructions in parallel.

2. The i960 Architecture

This section provides a brief overview of the i960 architecture. More detail may be found in [McG89] and [Myers88], and reference manuals are available [960KB] and [960CA].

2.1. Instruction Set. The i960 architecture presents a simple reduced instruction set to the user. It is a three-operand load/store architecture, and most instructions operate on three register operands, two source operands and a destination, and that the only specific memory load and store instructions explicitly access memory. The architecture defines 24 basic instructions, including the normal arithmetic, logical, and memory access

instructions, and 16 extended instructions, including a combined compare-and-branch instruction, subroutine call and return instructions, and atomic and synchronous memory access operations.

All i960 instructions fall into one of four main categories: Register (REG) format instructions, Memory (MEM) instructions, Control (CTRL), and Compare-and-Branch (COBR) instructions. Most general instructions are of the REG type, such as add, subtract, boolean, and bit manipulation instructions. Compare instructions are also of REG type, and are the only general-purpose instructions which set the condition codes. The COBR instructions are a variant of the REG-style compare instructions that combine a comparison operation with a conditional branch. These instructions are useful to reduce code size when a useful instruction cannot be placed in the delay slot after a comparison and prior to a branch instruction. The load, store, and load address instructions are of the MEM type, and may access byte, half-word, word, double-word, triple-word, or quad-word data. Conditional and unconditional branches as well as the call and return instructions are of the CTRL type.

2.2. Register Architecture. The i960 architecture defines a register file consisting of 32 general-purpose registers that are divided into two sets: global registers and local registers. The local registers r0 through r15 represent the currently visible portion of a local register cache, where local registers from previous subroutine invocations are retained. Management of the local register cache is fully transparent to the user program, as the processor automatically flushes frames out to memory when the cache becomes full. The 16 global registers are not affected by procedure calls and returns, and are used for parameter passing and, within a procedure, as temporary value registers.