

VLSI and Computers

TN47-53
C 738.2
1987

3963933

PROCEEDINGS

Edited by Walter E. Proebster and Hans Reiner

VLSI and Computers

First International
Conference
on Computer Technology,
Systems and Applications

Hamburg · May 11-15, 1987



E8963933

- Topic 1:** The Impact of VLSI on Computers
Co-editor: Robert Latin
- Topic 2:** The Influence of Computers on VLSI
Co-editor: Joachim Mucha
- Topic 3:** Microelectronics and VLSI: Status and Trends
Co-editor: Hugo Rüchardt
- Topic 4:** Computer-Systems: Status and Trends
Co-editor: D. C. J. Poortvliet
- Topic 5:** Designing Systems with VLSI Today
Co-editor: Ernst Rothauser



SAN 264-620X
ISBN 0-8186-0773-4
IEEE Catalog Number 87CH2417-4
Computer Society Order Number 773
Library of Congress Number 86-83415

Sponsored by

THE INSTITUTE OF
ELECTRICAL AND
ELECTRONICS
ENGINEERS INC



IEEE COMPUTER SOCIETY



GESELLSCHAFT
FÜR INFORMATIK



VERBAND
DEUTSCHER
ELEKTROTECHNIKER



The papers appearing in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and are published as presented and without change, in the interests of timely dissemination. Their inclusion in this publication does not necessarily constitute endorsement by the editors, Computer Society Press of the IEEE, or The Institute of Electrical and Electronics Engineers, Inc.

Published by Computer Society Press of the IEEE
1730 Massachusetts Avenue, N.W.
Washington, D.C. 20036-1903

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 29 Congress Street, Salem, MA 01970. Instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. For other copying, reprint or republication permission, write to Director, Publishing Services, IEEE, 345 E. 47th St., New York, NY 10017. All rights reserved. Copyright 1987 by The Institute of Electrical and Electronics Engineers, Inc.

Computer Society Order Number 773
Library of Congress Number 86-83415
IEEE Catalog Number 87CH2417-4
ISBN 0-8186-0773-4 (paper)
ISBN 0-8186-4773-6 (microfiche)
ISBN 0-8186-8773-8 (case)
SAN 264-620X

Order from: Computer Society of the IEEE
Post Office Box 80452
Worldway Postal Center
Los Angeles, CA 90080

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331

Computer Society of the IEEE
Avenue de la Tanche, 2
B-1160 Brussels
BELGIUM



THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

**COMP EURO '87
MANAGEMENT COMMITTEE**

CONFERENCE CHAIRMEN TUTORIAL

Prof. Dr. Walter E. Proebster
IBM Laboratory
Stuttgart (FRG)

Dr. Hermann Rampacher
Ges. für Informatik
Bonn (FRG)

Prof. Hans Reiner
SEL Research Center
Stuttgart (FRG)

TREASURER

Dr. Milan H. Florjancic
SEL Research Center
Stuttgart (FRG)

TECHNICAL PROGRAM

R. Latin
Latin & Brown Ass.
Cambridge (U.K.)

Prof. Dr. Joachim Mucha
Universität Hannover
Hannover (FRG)

D.C.J. Poortvliet
Westeinde Hospital, TNO
Den Haag (NL)

Dr. Hugo Rüchardt
Siemens AG
München (FRG)

SPECIAL COURSE

Dr. Ernst Rothauser
IBM Research
Rüschlikon (CH)

EXHIBITION

E. Hammesfahr (Mrs.)
Siemens AG
Hamburg (FRG)

PUBLICITY

Horst Krönke
Niendorf (FRG)

Hans Lindner
Siemens AG
Stuttgart (FRG)

Robert C. Winton
London (U.K.)

Bruno Wessels
Wang Deutschland
Frankfurt (FRG)

LOCAL ARRANGEMENTS

Wilfrid Holz
Oberpostdirektion Hamburg
Hamburg (FRG)

D. Dagwell
STC (ICL)
Basildon (U.K.)

Declercq
EPFL
Lausanne (CH)

Prof. Dr. DeMan
University
Leuven (B)

Dr. H. Dirks
RWTH
Aachen (FRG)

Dr. A. Engbersen
IBM Research
Rüschlikon (CH)

W. Euchner
Euchner Co.
Stuttgart (FRG)

H. Felix
Bull
Les Clayes Sous Bois (F)

Dr. E.H. Fredriksson
North-Holland
Amsterdam (NL)

Dr. O. Garcia
University
Washington (USA)

Prof. Dr. Giloi
University
Berlin (FRG)

Prof. Goethals
MBLE Philips
Brussels (B)

Prof. Dr. K. Goser
University
Dortmund (FRG)

R. Hagelauer
Frauenhofer Ges.
Erlangen (FRG)

Prof. Dr. R. Hartenstein
University
Kaiserslautern (FRG)

Prof. A. Heetman
TH Eindhoven
Eindhoven (NL)

Prof. Dr. B. Höfflinger
IMS
Stuttgart (FRG)

Dr. R.G. Hoelzeman
University
Pittsburg (USA)

Dr. Hossfeld
KFA
Jülich (FRG)

E. John
BASF
Ludwigshafen (FRG)

Prof. Dr. S. Kahn
Graduate Ctr.
Beaverton (USA)

Dr. H. Kobayashi
IBM
Tokyo (Japan)

Dr. K. Kümmerle
IBM Research
Rüschlikon (CH)

K.R. Laker
School of Eng. and
Applied Science
Philadelphia (USA)

Dr. J. Lohstroh
Philips
Eindhoven (NL)

Dr. R.W. Lucky
Bell Labs.
Holmdel (USA)

J. Mavor
University
Edinburgh (U.K.)

A. Morino
NEC Corp.
Kawasaki (Japan)

Dr. K. Merten
Siemens
München (FRG)

Dr. Müller-Stoy
Siemens
München (FRG)

N. Nachtergal (Mrs.)
IEEE Computer Soc.
Brussels (B)

Dr. H.H. Nebe
IBM
Hamburg (FRG)

Dr. E. Paris
IBM Europe
Paris (F)

Prof. C. Parsonson
University
Pretoria (S.A.)

Dr. Paul
Messerschmidt Bolkow
Ottobrunn (FRG)

Dr. H.J. Pfeleiderer
Siemens
München (FRG)

Prof. L. Philipson
DDT
Lund (Schweden)

Dr. P. Prinetto
Politecnico
Torino (Italy)

PROGRAM COMMITTEE

Prof. Dr. E. Aas
Inst. for Fysikalsk
Elektronikk
Trondheim (Norway)

G. Adshead
Intern. Computer Ltd.
Manchester (U.K.)

J.S. Allanby
STC (ICL)
Harlow (U.K.)

Prof. Dr. Antognetti
University
Genova (Italy)

Prof. Dr. Antreich
Techn. University
München (FRG)

Prof. Dr. Baal-Schem
Center techn. Forecast
Tel-Aviv (Israel)

H. Bachmann
Hazeltine
Greenlawn (USA)

Prof. A.R. Bakker
BAZIS
Leiden (NL)

Prof. Dr. D. Bazlen
IBM Laboratory
Stuttgart (FRG)

Dr. Beha
IBM Research
Rüschlikon (CH)

Dr. A. Birolini
ETH Zürich
Nänikon (CH)

J. Borel
Thomson
Grenoble (F)

J. Brown (Mrs.)
Latin & Brown Ass.
Cambridge (U.K.)

Dr. Ifay Chang
University
Singapore

Dr. A. Röder
IBM Laboratory
Stuttgart (FRG)

K. Ronge
Frauenhofer Ges.
Erlangen (FRG)

Dr. A.E. Ruehli
IBM Research Ctr.
Yorktown (USA)

Prof. Dr. Sami (Mrs.)
University
Milan (Italy)

J.M. Santos Suarez
E.T.S.I. University
Madrid (Spain)

Prof. R. Sorrentino
University
Rome (I)

S. Sapiro
CAE Systems
Sunnyvale (USA)

Dr. Sautter
VALVO
Hamburg (FRG)

W. Schott
Philips
Hamburg (FRG)

Dr. W.M. Schilz
Philips Forschung
Hamburg (FRG)

H. Schürfeld
IBM Hamburg (FRG)

H.J. Siebert
IBM Educ. Ctr.
La Hulpe (B)

Prof. Dr. Spies
University
Bonn (FRG)

Dr. H. Spreen
Siemens
München (FRG)

J. Thorson
CDC
Plymouth (Ma)

Prof. J.G. Tiberghien
VRIJE University
Brussels (B)

Prof. C. Trullemans
Univ. Catholique
Louvain (B)

Dr. M. Uenohara
NEC Corporation
Kawasaki (Japan)

P. Verhofstadt
Fairchild
Mountain View (USA)

Dr. K.-H. Vöge
Nixdorf Computers
Paderborn (FRG)

Prof. Dr. Waldschmidt
University
Frankfurt (FRG)

Dr. S. Wiedmann
IBM Laboratory
Stuttgart (FRG)

Prof. Dr. T.W. Williams
IBM
Boulder (USA)

Dr. H. Wössner
Springer
Heidelberg (FRG)

Dr. K. Wölcken
GMD
St. Augustin (FRG)

Dr. A. Yamada
NEC Corporation
Tokyo (Japan)

Table of Contents

Conference Committee	iii
 1. THE IMPACT OF VLSI ON COMPUTERS	
Impact of VLSI on Computers	2
<i>R.V. Latin</i>	
 Fault-Tolerant Architectures	
Redundancy and Fault-Tolerance Aspects in VLSI Processing Architectures	3
<i>M. Sami and R. Negrini</i>	
Hardening VLSI Microprogrammed Units Against Transient Failures	8
<i>A. Antola, R. Negrini, M. Sami, and N. Scarabottolo</i>	
Fault-Tolerant Atomic Action Processor Model	15
<i>D. Dacev, D. Andonov, and L.J. Gruevski</i>	
 Associative Processors and Memories	
Associative Processors and Memories: Overview and Current Status	19
<i>K. Waldschmidt</i>	
The Application of VLSI Content-Addressable Memories to the Acceleration of Logic Programming Systems	27
<i>J.V. Oldfield, C.D. Stormon, and M. Brule</i>	
A VLSI Concept for an Adaptive Associative Matrix Based on Neural Networks	31
<i>U. Rueckert, I. Kreuzer, and K. Goser</i>	
The Basic Memory Support for Functional Languages	35
<i>Y.H. Ng and R.J. Glover</i>	
 Defect Tolerant Components	
VLSI and Navigation Systems	41
<i>Ph. Hartl</i>	
The VLSI Implementation of a Fault-Tolerant and Easily-Testable Associative Memory	47
<i>K.E. Grosspietsch, H. Huber, and A. Mueller</i>	
Computations on a Defective Processor Array	51
<i>M.S. Lee and G. Frieder</i>	
Design of Self-Testing VLSI Components	56
<i>J.P. Hayes</i>	
 WSI and Systolic Array Processors	
Reconfiguration of VLSI Arrays: An Index Mapping Approach	60
<i>F. Lombardi, M.G. Sami, and R. Stefanelli</i>	
The Use of a VLSI Sorter Coprocessor to Find the Convex Hull	66
<i>A. Perez, M.A. Abidi, and D.W. Bouldin</i>	
A Control Flow Concept for High Speed Monolithic Digital Signal Processors	70
<i>R. Ernst</i>	
A VLSI Oriented Computer Science Study for the FGCS	74
<i>T. Ichiko</i>	
 Signal Processing Architectures	
VLSI Signal Processors: Architectures and Applications	78
<i>P. Vary</i>	
An Efficient Reconfigurable VLSI Array (Preliminary Version)	84
<i>D. Reisis and V.K. Prasanna Kumar</i>	

Emerging Architectures

On the VLSI Realization of Complex Instruction Sets Using RISC-Like Components	88
<i>K. Ghose</i>	
Benefits of an Architecture Implementation; CPU and Cache Complex; For High Performance; In a Very Large Chip	92
<i>G. Boudon and Y. Yamour</i>	
RPM: A Fast RISC Type Prolog Machine	95
<i>C.Y. Cheng, C. Chen, and H.C. Fu</i>	

Multiprocessors

Aspects of Multiprocessor Systems: A Brief Survey and New Concepts	99
<i>W.H. Burkhardt</i>	
The Design of a Problem-mesh	106
<i>J. Staunstrup, F. Barrett, M. Greenstreet, and P. Møller-Nielsen</i>	
A Representation Basis for the Expression of Communication Times of Algorithms Expressed in Terms of Computation Graphs	109
<i>M. Yasrebi, J.C. Browne, and D.P. Agrawal</i>	

Distributed Systems and Multiprocessors

A Global Model of Parallel Processing and Its Implementation	113
<i>D. Jesshope</i>	
A Highly Parallel Computer in Wafer Scale Integration	117
<i>M.J. Chung, E.J. Toy, and A. Gupta</i>	
AI Problem Solving Oriented Multiple Microcomputers Architecture	121
<i>F. Tong</i>	

Image Processing Architectures I

The Gap Between Software Implementation and Hardware Realization of Image Processing	126
<i>H. Kazmierczak</i>	
Designing Parallel VLSI Architectures for Low-Level Image Processing Applications	132
<i>A. Krikelis</i>	
Image Processing Architectures	138
<i>V. Buzuloiu</i>	

Image Processing Architectures II

VLSI Implementation of Picture Coding for Variable Rate Transmission	142
<i>T.J.M. Rossiter and D.R. Donovan</i>	
VLSI Convolvers for Computer Vision	148
<i>A. Perez</i>	
VLSI Architecture for Curve Detection	152
<i>H.D. Cheng and C. Tong</i>	
The Impact of VLSI on the Algorithm Design for Multidimensional Convolutions	156
<i>J.-L. Wu and S.-C. Pei</i>	

Emerging Architectures

Two-Dimensional Cellular Automata as VLSI Function Blocks and Their Computer Applications	160
<i>Ph. Tsalides, A. Thanailakis, H.C. Card, and W. Pries</i>	
WASP: A WSI Bit-Serial Processor	164
<i>J.G. Delgado-Frias and I. Contreras</i>	

VLSI Architecture for Direct Prolog Language Interpretation	168
<i>P. Civera, G. Piccinini, and M. Zamboni</i>	
An Enhanced Floating-Point Processor for VLSI Implementation of Parallel Algorithms	173
<i>H.C. Fu and K.T. Sun</i>	

Poster Session I

Parallel Architectures for VLSI Full Custom Devices in Signal Processing and Sensing	177
<i>B.C. Cardarilli, R. Lojacono, S. Sacchetta, M. Salerno, and A. Salsano</i>	
Architecture for Fault-Tolerant Distributed Computer Systems Based on Concepts of Artificial Intelligence	179
<i>J.R. Just and E. Eberbach</i>	
VLSI Impact on Fast Multiplier Architecture	181
<i>S.-E. Chang and J. Singh Bedi</i>	
Design of the Systolic Array OCSAMO	183
<i>A.A. Abdel Kader</i>	
Fault-Tolerant FFT Systems	185
<i>M. Tsunoyama, S. Naito, and M. Uenoyama</i>	

2. THE INFLUENCE OF COMPUTERS ON VLSI

The Influence of Computers on VLSI	187
<i>J.P. Mucha</i>	

Logic and System Simulation I

Multilevel Simulation Techniques	188
<i>F.J. Rammig</i>	
A Fast Timing Analysis Tool for VLSI	193
<i>S. Heinkle</i>	
A Mixed Level Simulation System for VLSI Logic Designs	196
<i>W. Roesner</i>	
Functional Simulation of VLSI Architectures	200
<i>E. Di Zitti, G. Corsini, F. Curatelli, and G.M. Bisio</i>	

Logic and System Simulation II

A Distributed Modeling Approach for Simulation and Verification of Digital Designs	204
<i>S. Ghosh</i>	
Delay Synthesis for Specific MSI/LSI Devices	211
<i>S.A. Black and G.E. Taylor</i>	
YNCC _{FLT} : A New Algorithm for Filtering and Comparing Different But Logically Equivalent VLSI Networks	215
<i>Y. Shiran</i>	
Event-Driven Functional Evaluation of Temporal Expressions in Concurrent Mixed Mode Simulation	219
<i>G. Cabodi, P. Camurati, and P. Prinetto</i>	

Circuit and Interconnection Simulation I

Toggle: A Circuit Analyzer for MOSFET VLSI	224
<i>T.J. Cockerill, H.Y. Hsieh, J. LeBlanc, D. Ostapko, A.E. Ruehli, and J.K. White</i>	
Circuit Decompilation in the SPICE-PAC Package of Simulation Subroutines	229
<i>W.M. Zuberek</i>	
Time Domain Simulation of Signal Propagation on VLSI Interconnect Systems Treating Linear Load Capacitors as Lines	233
<i>H. Grabinski</i>	
Correction Formula and LTE-Estimation for Trapezoidal Rule	238
<i>B. Klaassen and K.L. Paap</i>	

Circuit and Interconnection Simulation II

Timing Analysis and Verification of Digital MOS Circuits	242
<i>M.R. Dagenais and N.C. Rumin</i>	
Circuit Simulation on Vectorprocessors	246
<i>U. Feldmann, K.-G. Rauh, and K. Steger</i>	
Fast Design and Optimization of CMOS Circuits	250
<i>G.L. Bertino, A. Boffa, G. Conte, and V. Daniele</i>	
Functional Design Verification by Register Transfer Net Extraction from Integrated Circuit Layout Data	254
<i>W. Nebel and R.W. Hartenstein</i>	

Hierarchical Design and Silicon Compiler I

A Hierarchical Data Structure for Hardware System Description	258
<i>M. Ancona, A. Clematis, L. De Floriani, and E. Puppo</i>	
A Modular Synthesis Technique for Automated VLSI Design	262
<i>J.G. Linders, M. Balakrishnan, A.K. Majumdar, D.K. Banerji, and J.C. Majithia</i>	
Computer Aided Synthesis of VLSI Systems by AI Techniques	268
<i>W. Rosensteil</i>	

Hierarchical Design and Silicon Compiler II

Database Support for VLSI-Design: The Damascus Approach	272
<i>K.R. Dittrich, A.M. Kotz, and J.A. Muelle</i>	
Separation of Hierarchies in VLSI Design	277
<i>L. Spaanenburg, C. Huijs, and J. L��enstra</i>	
Prolog as a Formalism for Systolic Architectures	281
<i>D. Snyers and A. Thayse</i>	
Linking VLSI Designs with A-38	285
<i>M.R. Greenstreet and J. Staunstrup</i>	
The ALGIC Silicon Compiler Project: New Synthesis Algorithms and Design Experience	289
<i>M. Glesner, H. Joepen, J. Schuck, and N. Wehn</i>	

Logic Synthesis and Design Languages I

Synthesis of Structures and Logic Under VLSI Conditions	293
<i>J.A.G. Jess</i>	
Timing Correction in Logic Synthesis	299
<i>B. Kick</i>	
Relations + Higher Order Functions = Hardware Descriptions	303
<i>M. Sheeran and G. Jones</i>	
Mechanically Derived Systolic Solutions to the Algebraic Path Problem	307
<i>C.-H. Huang and Ch. Lengauer</i>	

Logic Synthesis and Design Languages II

A Hardware Design Language for Logic Simulation and Synthesis in VLSI	311
<i>W. Roesner</i>	
Automated Cascade Partitioning of Combinatorial Logic	315
<i>V. Dvorak</i>	
Transformational Development of Digital Circuit Descriptions: A Case Study	319
<i>C. Delgado Kloos and W. Dosch</i>	
LOVE: A Universal Logic Design Program for Finite State Machines	323
<i>W. Grass and J. Lohse</i>	

Device Modelling and Simulation

The Impact of Computers on Semiconductor Device Modeling	327
<i>H.K. Dirks</i>	
Time-Dependent Simulation of a Dynamic RAM Cell	333
<i>R. Guerrieri, P. Ciampolini, A. Gnudi, M. Rudan, and G. Bascarani</i>	
SEDSIM: A New Dynamic and Static Device Simulator	337
<i>M. Razaz</i>	
Optimization of Drain Current and Small Signal Conductance of Analytical MOS Models for Analog Circuit Simulation	341
<i>B. Lemaitre and H.L. Zapf</i>	

Design for Testability

Built-In Self-Testing	345
<i>T.W. Williams</i>	
A Standard Method to Increase the Testability of OCMS (the BILBO) of VLSI-6000 Technology and Add Pseudo-Fault Injection	349
<i>D. Kroft</i>	
A Self-Testing CMOS Signal Processor	358
<i>M.J. Ohletz, M. Boehmer, and M. Zimmermann</i>	
Analysis and Design of Repairable PLAs	363
<i>C.-L. Wey and F. Lombardi</i>	

Test Program and Test Pattern Generation and Fault Simulation I

Trends in Test Generation and Fault Simulation	367
<i>C. Vivier</i>	
Bounds on Aliasing Errors in Linear Feedback Shift Registers	373
<i>T.W. Williams, W. Daehn, M. Gruetzner, and C.W. Starke</i>	
Test Generation for VLSI Designs Using Functional Fault Simulation	378
<i>G.M. Silberman and I. Spillinger</i>	
Automatic Test Pattern Generation and Fault Grading in Combinational Circuits	382
<i>M.H. Schulz</i>	

Test Program and Test Pattern Generation and Fault Simulation II

Test Generation for Physical Faults in MOS VLSI Circuits	386
<i>I. Hajj and F. Najm</i>	
Testing a Microprogrammed Control Unit	390
<i>A. Aharon, I. Berger, E. Gofman, and M. Yoeli</i>	
On Parameters Affecting ATPG Performance	394
<i>A. Liou and M. Mezzalana</i>	
Effect of Modelled Faults and a Unified Design of PLAs for Easy Testability	398
<i>R. Sharma and T.N. Rajashekhar</i>	
An Approach to Modular Test Generation Based on the Transparency of Modules	403
<i>M. Marhoefer</i>	

Hardware Accelerators

The Application of Hardware Accelerators in VLSI Design	407
<i>A.P. Ambler, N. Coleman, R.L. Manning, and N. Muhammed</i>	
Integration of a Simulation Accelerator for Design and Test	415
<i>S.R. Hansen</i>	
DAPMAC: Design-Rule Checking Using DAP	422
<i>C.C. Jong, A.J. Pearmain, and P.R. Coward</i>	
An Associative Processor as a Design Rule Check Accelerator	426
<i>M. Strugala, D. Tavangarian, K. Waldschmidt, and G. Roll</i>	

Knowledge-Based CAD/CAT Tools I

Automatic Generation of Controller Systems from Control Software	432
<i>R.M. Marshall</i>	
An Expert System Approach to Implement and Verify Synchronous Sequential Circuits	436
<i>J.P. Tsai, B.K. Mirmira, G. Narayanaswami, and K.Y. Fang</i>	
Knowledge-Based Selection of Self-Test Techniques in Computer-Aided Designing of Self-Testing VLSI Circuits	440
<i>A. Krasniewski</i>	
Knowledge Based Systems for CAD, CAT, and CAR: Reality or Utopia?	444
<i>P. Camurati and P. Prinetto</i>	

Knowledge-Based CAD/CAT Tools II

SIMUEVA: A CAD Program Package for Efficient Analysis of Simulation Results	451
<i>R. Buschke and K. Lagemann</i>	
On Guaranteed Correct Digital Designs	455
<i>B.J.F. van Beijnum, J. Smit, S.H. Gerez, and S.M. Heemstra</i>	
Integrated "CAD" System Based on Heterogeneous Computers and Multiple Heuristic Algorithms	459
<i>E. Shragowitz, J. Lee, S. Sahni, and L. Lin</i>	

Knowledge-Based CAD/CAT Tools III

CMOS VLSI Book Library and Array Macros Based on Sub-Circuit Elements	463
<i>O. Wagner</i>	
An Automatic Placer for Arbitrary Sized Rectangular Blocks Based on a Cellular Model	466
<i>D.L. Jarmen</i>	
The IGSIC-System: A CAD Tool for VLSI Design	471
<i>D. Hartert, Th. Knieriemmen, and E.v. Puttkamer</i>	
AI Concepts for VLSI Process Modelling and Monitoring	474
<i>K.M. Marks and K.F. Goser</i>	

Poster Session II

Test Pattern Generation for Synchronous Sequential Circuits	478
<i>I.M. Bell and G.E. Taylor</i>	
Modular Built-In Testprocessor for VLSI-Chips	480
<i>V. Blaschke, W. Budde, and A. Hunger</i>	
Cascade Shifting and Its Efficiency for VLSI-Testability Design	482
<i>A. Blum</i>	
RUBICON: A Design Rule Adaption System for Nonorthogonal IC Layouts	484
<i>R. Brueck, G. Schrammeck, and J. Waterkamp</i>	
Design of Self-Checking VLSI Elementary Cells for DSP Applications	486
<i>G.C. Cardarilli, R. Lojaco, M. Salerno, S. Sacchetta, and A. Salsano</i>	
Logic Testability Analysis Using Bipartite Graphs	489
<i>B. Castagnolo and F. Corsi</i>	
The Impact of Expert Systems on Design	491
<i>G.C. Dimitriou</i>	
Switch Level Automatic Test Pattern Generation	492
<i>E. El Maïdi, C. Landrault, and S. Pravossoudovitch</i>	
Testpattern Generation for Static CMOS Networks	494
<i>C. Engel-Winter and M. Schaefer</i>	
Modeling of VLSI-Circuits for Simulation and Testgeneration	496
<i>W. Geisselhardt, J. Froemberg, U. Moeller, and W. Mohrs</i>	
LISAS: Loops-Implemented Systolic Array Simulator	498
<i>H. Hellwagner and T. Mueller-W.</i>	

A Systolic Processor Chip Dedicated to the Shortest-Path Problem	500
<i>M.C. Huber</i>	
Full-Decompositions of Sequential Machines	502
<i>Y. Hou</i>	
SoS (Silicon Operating System): A Software Environment for VLSI Design	504
<i>A. LaCruz, M. Garijo, O. Nieto, and C. Lopez</i>	
An Electrical Switch-Level Simulator for MOS Digital Circuits	506
<i>P. Linardis and C. Krieb</i>	
Multigrid Method: An Efficient Numerical Tool in VLSI Process Modeling	508
<i>S. Mijalkovic and N. Stojadinovic</i>	
Use of a Multi-Paradigm AI Software Tool for Automated VLSI Design	510
<i>P.G. Paulin</i>	
Macromodeling and Macroanalysis of CMOS LSI Electronic Circuits	512
<i>P. Petkovic' and V. Litovski</i>	
General Cell Placement Procedure for a UAHPL Based DA System	514
<i>S. Sait M.</i>	
A New Logic Simulator for MOS VLSI Circuits	516
<i>A.E. Salama and A.H. Khalil</i>	
An Improved Design of PLAs with CED and Offline Testing Capabilities	518
<i>R. Sharma and T.N. Rajashekhara</i>	
CHARM: A Knowledge-Based System for VLSI Chip-Architectures: A System's Perspective	520
<i>K.-H. Temme</i>	

3. MICROELECTRONICS AND VLSI: STATUS AND TRENDS

Microelectronics and VLSI: Status and Trends	522
<i>H. Ruechardt</i>	

Future VLSI Technology

3D Integration Becoming a Reality?	523
<i>I. Ruge</i>	
Regular VLSI Structures	525
<i>E. Langheld</i>	

Wafer Scale Integration

WSI: The Challenge of the Future	531
<i>J. Trilhe and G. Saucier</i>	
Reconfiguration Strategies for Yield Improvement of Complex Nodes in Wafer Scale Integration of 2D Processor Arrays	543
<i>P. Genestier and G. Saucier</i>	
Reconfiguration in WSI Arrays Using Minimum Spanning Trees	547
<i>F. Lombardi and D. Sciuto</i>	
Transmission Lines for Wafer Scale Integration	551
<i>H. Stopper</i>	

High Speed Digital

Very High Speed Logic and Memory in SI Bipolar Technology	555
<i>W. Braeckelmann</i>	
GaAs Digital ICs for Computer Applications	558
<i>M. Rocchi</i>	
Trends in VLSI Microprocessor Design	564
<i>D. Alpert, D. Biran, L. Epstein, J. Levy, B. Maytal, Y. Sidi, and U. Weiser</i>	

VLSI Packaging

VLSI Packaging for Large General Purpose Computers	568
<i>D. Balderes and M.L. White</i>	
VLSI Packaging with High Density TAB Interconnect Tapes: New Design Guidelines	572
<i>A. Nanda</i>	
Semiconductor and Packaging Technologies: Aspects of Development and Manufacturing	578
<i>P. Ehret</i>	

Testing and Diagnostics

New Concepts in VLSI Contactless Diagnostics	585
<i>H. Beha</i>	
A Fault-Tolerant Testable Module for Wafer Scale Integrated Systems	590
<i>M.A. Bayoumi and J.C.H. Yang</i>	
Testing Hybrid Circuits Using Digital Techniques	594
<i>J. Damianos and B.R. Wilkins</i>	
Integrated Electron Beam Measurement System for Automated Chip Verification	598
<i>G. Geiger, S. Goerlich, H. Harbeck, P. Kessler, E. Wolfgang, and K. Zibert</i>	

Advanced Design Concepts

System Implementation on a Highly Structured VLSI Master Image	604
<i>G. Koetzle</i>	
New ASIC Concepts for Fast Prototyping Services	610
<i>J.-L. Grand-Clement</i>	

Physical Design I

An Overview of Placement and Routing Techniques	615
<i>U. Lautner</i>	
Symbolic Based Layout Generation for BICMOS Designs	621
<i>R. Kessler and H.-U. Post</i>	
An Automatic/Interactive Placement and Routing System for Custom VLSI Layout Design	625
<i>H. Cai and A.J. van der Hoeven</i>	
Efficient Algorithms for Two- and Three-Layer Channel Routing	629
<i>J.M. Kleinhans</i>	

Physical Design II

Layout Synthesis Strategies in Silicon Compilation	633
<i>G.M. Bisio, D.D. Caviglia, and F. Curatelli</i>	
Routing Gate-Arrays on a Multiprocessor	637
<i>H. Burkhardt and H. Kindlimann</i>	
A Novel Placement Method for VLSI Design	642
<i>M. Razaz and J. Gan</i>	
Automatic Layout Transformation of Mask Layout to New Design-Rules	646
<i>H. Hartmann</i>	

Memories

Evolution of DRAM in Silicon MOS Technology	650
<i>H. Iizuka, F. Horiguchi, S. Watanabe, and A. Hojo</i>	
Selfrepairing Semiconductor Memories	656
<i>O. Kowarik, R. Kraus, and K. Hoffmann</i>	

Design of Memory Chips for Resistance to Alpha-Particle-Induced Soft Errors	660
<i>P.M. Carter and B.R. Wilkins</i>	
A 50 MHz 8.256 CMOS Shift Register	664
<i>M. Bartel and O. Geisler</i>	
Production and Market Trends	
Digital IC Technologies: 1987-2000: Implications for Systems Suppliers and IC Manufacturers	668
<i>S.J. Nickel</i>	
An Approach to Satisfy Both High Integration and Economy in the VLSI Factory of the 90s	673
<i>M. Nakamura, S. Koguchi, and G. Inoue</i>	
The Requirements of the Computer Industry on Microelectronics	678
<i>H. Kiemle</i>	
VLSI Manufacturing as Tea Ceremony: Possible Foundations of Japanese Chip Quality	682
<i>R.A. Myers</i>	
Poster Session III	
A Wafer-Scale Architecture for Boundary Value Computations	686
<i>J.G. Delgado-Frias and D.M. Green</i>	
4. COMPUTER SYSTEMS: STATUS AND TRENDS	
Computer-Systems: Status and Trends	688
<i>D.C.J. Poortvliet</i>	
Systolic Array and Processors I	
Why Dynamic Pipelines for Systolic Systems?	689
<i>G. Panneerselvam</i>	
Nonplanar Array Processing	695
<i>J.L. Aravena and W.A. Porter</i>	
Solving Geometric Problems on a Two-Dimensional Systolic Array	699
<i>M. Lu and P. Varman</i>	
On-Line Error Detection and Reconfiguration of Array Processors with Two-Level Redundancy	703
<i>M. Wang, M. Cutler, and S.Y.H. Su</i>	
Systolic Array and Processors II	
High Speed Inversion of Dense Matrices on an Optimal Systolic Array	707
<i>A. El-Amawy</i>	
Systolic Arrays for Polynomial Quadratic Factors Computation	712
<i>O. Brudaru</i>	
Fault Detection in Partially Utilized Systolic Arrays	716
<i>H. Hellwagner</i>	
Fault-Tolerant Systolic Arrays for Antialiasing	720
<i>V. Beiu and C. Constantinescu</i>	
A "Zero-Time" Linear Systolic Array for Serial-Parallel Binary Multiplication Algorithm	724
<i>R. Charny and F.-C. Lin</i>	
Automation and Robotics	
Special Computers: Graphics, Robotics	727
<i>B. Yang, D. Timmermann, J.F. Boehme, H. Hahn, B.J. Hosticka, G. Schmidt, and G. Zimmer</i>	

Robotic Simulation by Bilinearization	731
<i>M.A. Hashish and O.S. Emam</i>	
Image Processing and Graphics	
Distributed Image Processing Systems	737
<i>D. Meyer-Ebrecht, Th. Schilling, B. Fasel, F. Vossebuerger, and W. Winkler</i>	
Advances in Computer Graphics and Image Processing	743
<i>P. Stucki</i>	
VLSI-Based Partially Ordered Tree for Storing 3-D Geometric Information in Data Base	746
<i>J. Skyttä and T. Takala</i>	
Parallel Computers for Realistic Image Synthesis (extended abstract)	750
<i>H. Mueller</i>	
Computer Networks I	
Artificial Intelligence in Communications Networks	754
<i>L.F. Pau</i>	
A Private Integrated Services Digital Network (ISDN) for the Interconnection and Interworking of Personal Computers	759
<i>J. van Remortel</i>	
Computer Networks II	
Impact of New Technologies on the Structure of Communication Systems	763
<i>M. Reiser</i>	
The Application of Code Division Multiplexing Techniques to Local Area Networks	767
<i>C.T. Spracklen and C. Smythe</i>	
A New Conception of Random-Access Multi-Channel Local Area Networks	771
<i>A.T. Kozłowski</i>	
Process Location Strategy in a LAN for Industrial Application	775
<i>L. Ciminiera, C. Demartini, and A. Valenzano</i>	
Parallel Processing/Multiprocessor Systems I	
Networks for Parallel Computers	779
<i>E.A.M. Odijk and R.A.H. van Twist</i>	
Tasks Creation and Distribution in the Dedicated Multimicroprocessor System	783
<i>V. Malbasa</i>	
Selecting the Interconnection Structure for Multiprocessor Systems	787
<i>D. Del Corso, F. Corno, and A. Daniele</i>	
Parallel Processing/Multiprocessor Systems II	
Design and Evaluation of a Modular Expandable Multiprocessor System	791
<i>R. Lauwereins and J.A. Peperstraete</i>	
Study of a Resource Arbitration-Interconnection Network for Multiprocessor Systems	797
<i>A. Pombortsis, P. Linardis, and C. Halatsis</i>	
Concurrent Execution of User and Diagnostic Tasks in a Computer System	801
<i>M. Kubale and H. Krawczyk</i>	
Trends in Distributed Process Control Systems	805
<i>D.E. Ventzas</i>	
Supercomputer I	
Next Generation Computer Systems	809
<i>B.J. Procter</i>	
Design of an Adaptable Pipeline Based on Transputers	815
<i>A. Basu</i>	

Supercomputing Based on Recirculative Information Flows	819
<i>B. Borovsky and P. Ivanova</i>	
Vectorisation of Circuit Simulator ESPICE for FPS-x64	823
<i>H. Hoepken</i>	
Supercomputer II	
Supercomputers at Universities, Status and Trends	827
<i>D. Haupt and W. Jüling</i>	
Impact of Prediction Accuracy on the Performance of a Pipeline Computer	832
<i>A. Basu</i>	
Communication Structures in Supercomputers	836
<i>N. Drescher</i>	
Optical Computers	840
<i>A.W. Lohmann</i>	
Intelligent Workstations	
Advances in Workstation Architectures	841
<i>G. Faerber</i>	
Intelligent Workstation for Control and Supervision of Industrial Processes: Software Aspects	847
<i>A. Ollero and R. Sanz</i>	
AI in Banking: Intelligent Workstations or Mainframes?	851
<i>L. Slahor</i>	
Multifunctional Workstations for CAD-Applications and Office Automation	856
<i>B. Sonne</i>	
Special Computer Application	
Networks of Memory Elements: A Processor for Industrial Piece-Parts Recognition	859
<i>M.H. Al-Muifraje</i>	
A Local Area Network for Office and Process Communications Using Personal Computers	864
<i>P. Burgey, H. Mahler, and F.R. Roth</i>	
Local Area Network to Support VLSI-Design	867
<i>R. Hagelauer, K. Ronge, G. Schiener, and D. Seitzer</i>	
Computational Geometry and VLSI	870
<i>F. Dehne</i>	
Poster Session IV	
Computer Simulation of Scattered Minefields	876
<i>S.K. Bhattacharyya</i>	
Q-bus Based Multiprocessor System	878
<i>A. Brodnik, S. Mavric, and R. Trobec</i>	
A Data Storage Module with Integrated Processing Functions	880
<i>W.A. Halang</i>	
The OSUIMPS Multiprocessor System	882
<i>M.S. Obaidat, J.M. Jagadeesh, and G.M. Clark</i>	
Data Flow Computer Models	884
<i>M. Ojstersek, V. Zumer, and P. Kokol</i>	
PCLUCIE: A Layout Editor for Personal Computer	886
<i>E. Pasero</i>	
A Solution of the Assignment Problem on a Systolic Array	888
<i>U. Schwiegelshohn and L. Thiele</i>	
Fault Detection and Location for Tree Array Processors	890
<i>S.T.H. Su, M. Cutler, and M. Wang</i>	

5. SPECIAL COURSE: DESIGNING SYSTEMS WITH VLSI TODAY

Special Course on Designing Systems with VLSI Today	892
<i>E.H. Rothauser</i>	

Technology Transfer: A Specific Example

The Technology Transfer Institute as a Link Between Customer and Vendor	893
<i>R. Hagelauer</i>	
Technology Transfer: The Computerized Jogging Shoe	897
<i>F. Dassler</i>	

Continuing Engineering Education: Corporate Classroom or University Courses?

Corporate Classrooms	899
<i>E.T. Cranch</i>	
Open University Postgraduate Education in Microelectronics and the Industrial Uses of Computers	902
<i>D.I. Crecraft</i>	
Education in Industry: A Time of Transition	905
<i>B. Arnett</i>	

Design and Implementation Considerations

ASICs: A New Generation of Chips: Why and How to Use Them	909
<i>E. Kiel</i>	
Industrial Use of Modern Gate Arrays	911
<i>D. Holzmann</i>	
Experiences with Semi-Custom Chips	913
<i>H. Vogt</i>	

Migration into Microelectronics

New Technologies Require New Structures	916
<i>J. Loehn</i>	

Simulation and Testing

Testing: The Bottleneck of VLSI?	917
<i>W. Daehn</i>	
VLSI CAD/CAE Directions	920
<i>T.F. Wheeler</i>	

Reliability, Maintainability, and Availability

Reliability, Maintainability, Availability	925
<i>A. Birolini</i>	
Design for Reliability	927
<i>M.J.L. Giraud</i>	
Design for Maintainability	931
<i>M. Holy</i>	
VLSI Failure Mechanisms	937
<i>F. Fantini and M. Vanzì</i>	

Designing with CAD Tools

On the Use of Hierarchies in the MIMOLA Hardware Design System	944
<i>P. Marwedel</i>	