

Springer Series in Electrophysics 12

VLSI Technology

Fundamentals
and Applications

Editor: Y. Tarui



Springer-Verlag
Berlin Heidelberg New York Tokyo

VLSI Technology

Fundamentals and Applications

Editor: Y. Tarui

With 377 Figures

Springer-Verlag
Berlin Heidelberg New York Tokyo

Professor Dr. Yasuo Tarui

Tokyo University of Agriculture and Technology, Nakamachi, Koganei,
Tokyo 184, Japan

Series Editors:

Professor Dr. Günter Ecker

Ruhr-Universität Bochum, Theoretische Physik, Lehrstuhl I,
Universitätsstrasse 150, D-4630 Bochum-Querenburg, Fed. Rep. of Germany

Professor Dr. Walter Engl

Institut für Theoretische Elektrotechnik, Rhein.-Westf. Technische Hochschule,
Templergraben 55, D-5100 Aachen, Fed. Rep. of Germany

Professor Leopold B. Felsen Ph.D.

Polytechnic Institute of New York, 333 Jay Street, Brooklyn, NY 11201, USA

Title of the original Japanese edition: *Cho LSI Gijutsu* ed. by Yasuo Tarui

© Yasuo Tarui 1981

Originally published by Ohmsha, Ltd., Tokyo (1981), English translation by Yasuo Tarui

ISBN 3-540-12558-2 Springer-Verlag Berlin Heidelberg New York Tokyo
ISBN 0-387-12558-2 Springer-Verlag New York Heidelberg Berlin Tokyo

Library of Congress Cataloging-in-Publication Data. Chō LSI gijutsu. English. VLSI technology. (Springer series in electrophysics ; v. 12. Translation of: Chō LSI gijutsu. 1. Integrated circuits – Very large scale integration. I. Tarui, Yasuo. II. Title. III. Series. TK 7874.CS44413 1986 621.381'73 85-17178

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically those of translation, reprinting, reuse of illustrations, broadcasting, reproduction by photocopying machine or similar means, and storage in data banks. Under § 54 of the German Copyright Law where copies are made for other than private use, a fee is payable to "Verwertungsgesellschaft Wort", Munich.

© Springer-Verlag Berlin Heidelberg 1986
Printed in Germany

The use of registered names, trademarks etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

Offset printing: Beltz Offsetdruck, 6944 Hemsbach. Bookbinding: J. Schäffer OHG, 6718 Grünstadt.
2153/3130-543210

Springer Series in Electrophysics
Volume 12

Edited by Walter Engl



Springer Series in Electrophysics

Editors: Günter Ecker Walter Engl Leopold B. Felsen

- Volume 1 **Structural Pattern Recognition** By T. Pavlidis
- Volume 2 **Noise in Physical Systems** Editor: D. Wolf
- Volume 3 **The Boundary-Layer Method in Diffraction Problems**
By V. M. Babič, N. Y. Kirpičnikova
- Volume 4 **Cavitation and Inhomogeneities** in Underwater Acoustics
Editor: W. Lauterborn
- Volume 5 **Very Large Scale Integration (VLSI)**
Fundamentals and Applications
Editor: D. F. Barbe 2nd Edition
- Volume 6 **Parametric Electronics** An Introduction
By K.-H. Löcherer, C.-D. Brandt
- Volume 7 **Insulating Films on Semiconductors**
Editors: M. Schulz, G. Pensl
- Volume 8 **Fundamentals of Ocean Acoustics**
By L. Brekhovskikh, Y. P. Lysanov
- Volume 9 **Principles of Plasma Electrodynamics**
By A. F. Alexandrov, L. S. Bogdankevich, A. A. Rukhadze
- Volume 10 **Ion Implantation Techniques**
Editors: H. Ryssel, H. Glawischnig
- Volume 11 **Ion Implantation: Equipment and Techniques**
Editors: H. Ryssel, H. Glawischnig
- Volume 12 **VLSI Technology**
Fundamentals and Applications Editor: Y. Tarui
- Volume 13 **Physics of Highly Charged Ions**
By R. K. Janev, L. P. Presnyakov, V. P. Shevelko
- Volume 14 **Plasma Physics for Physicists**
By I. A. Artsimovich, R. Z. Sagdeev
- Volume 15 **Relativity and Engineering** By J. Van Bladel
- Volume 16 **Electromagnetic Induction Phenomena**
By D. Schieber
- Volume 17 **Concert Hall Acoustics** By Y. Ando
- Volume 18 **Planar Circuits** for Microwaves and Lightwaves
By T. Okoshi
- Volume 19 **Physics of Shock Waves in Gases and Plasmas**
By M. A. Liberman, A. L. Velikovich
- Volume 20 **Kinetic Theory of Particles and Photons**
Theoretical Foundations of Non-LTE Plasma Spectroscopy
By J. Oxenius
- Volume 21 **Picosecond Electronics and Optoelectronics**
Editors: G. A. Mourou, D. M. Bloom, C.-H. Lee
-

Preface

The origin of the development of integrated circuits up to VLSI is found in the invention of the transistor, which made it possible to achieve the action of a vacuum tube in a semiconducting solid. The structure of the transistor can be constructed by a manufacturing technique such as the introduction of a small amount of an impurity into a semiconductor and, in addition, most transistor characteristics can be improved by a reduction of dimensions. These are all important factors in the development. Actually, the microfabrication of the integrated circuit can be used for two purposes, namely to increase the integration density and to obtain an improved performance, e.g. a high speed. When one of these two aims is pursued, the result generally satisfies both.

We use the English translation "very large scale integration (VLSI)" for "Cho LSI" in Japanese. In the United States of America, however, similar technology is being developed under the name "very high speed integrated circuits (VHSI)". This also originated from the nature of the integrated circuit which satisfies both purposes. Fortunately, the Japanese word "Cho LSI" has a wider meaning than VLSI, so it can be used in a broader area.

However, VLSI has a larger industrial effect than VHSI. The reason lies in the economic effect of the reduction of the cost per unit function, resulting in rapid enlargement of the area of application and expansion of the scale of the industry; all these effects originate from the scale of the integration. Therefore, as industry proceeds to introduce, first, very large scale integration, improvement of performance, such as high speed, will accompany this.

This book contains the main results of research performed in the Cooperative Laboratories of the VLSI Technical Research Association, together with some additional, related technology. The Cooperative Laboratories were organized for the four years 1976-1979, with about 100 people being temporarily transferred from five computer manufacturers and the Electrotechnical Laboratory.

Technological Fundamental necessities and common interests have determined the selection of the research theme at the Cooperative Laboratories. Because of the principle of the selection and the limited period of 4 years, the development of the fabrication apparatus and technology was selected as the first important theme. The second important theme was the problem of the silicon crystal. In addition, fundamental and common interests on the part of the process technologies, test technologies and device technologies were selected. Thus, as the selection of the themes was made on the basis of fundamental and common interests, we expect this book will be interesting as fundamental knowledge for readers.

Finally I would like to express my sincere appreciation to people concerned in the Government, related companies, Universities, Japan Electronic Industry Development Association and the VLSI Technology Research Association headed by Mr. N. Nebashi, former executive director, for their guidance and cooperation which made this worthwhile research possible.

Tokyo, October 1985

Yasuo Tarui

List of Contributors

Aizaki, Naoaki	NEC Corporation
Asai, Takayuki	Hitachi Ltd.
Fujiki, Kunimitsu	NEC Corporation
Fukuyama, Toshihiko	Fujitsu Limited
Funayama, Tohru	Fujitsu Limited
Hisamoto, Yasuhide	Hitachi Ltd.
Hoh, Koichiro	Electrotechnical Laboratory
Honda, Tadayoshi	Fujitsu Limited
Iizuka, Takashi	Optoelectronics Joint Research Laboratory
Iwamatsu, Seiichi	Suwa Seikosha, Co., Ltd.
Kato, Hirohisa	Toshiba Corporation
Kishino, Seigou	Hitachi Ltd.
Kobayashi, Ikuo	Fujitsu Limited
Komiya, Hiroyoshi	Mitsubishi Electric Corporation
Komiya, Yoshio	Electrotechnical Laboratory
Koyama, Hiroshi	Mitsubishi Electric Corporation
Matsumoto, Hideo	Fujitsu Limited
Matsushita, Yoshiaki	Toshiba Corporation
Migitaka, Masatoshi	Toyota Technological Institute
Miura, Yoshio	NEC Corporation
Mori, Ichiro	Toshiba Corporation
Nagase, Masashi	Toshiba Corporation
Nakamura, Akitomo	NEC Corporation
Nakamura, Tadashi	Fujitsu Limited
Nakamura, Takuma	Mitsubishi Electric Corporation
Nakasuji, Mamoru	Toshiba Corporation
Nomura, Masataka	Hitachi Ltd.
Okada, Koichi	NEC Corporation
Oku, Taiji	Mitsubishi Electric Corporation
Onodera, Kazumasa	NEC Corporation

Ota, Kunikazu	NEC Corporation
Otsuka, Hideo	Toshiba Corporation
Sano, Syunichi	Toshiba Corporation
Sekikawa, Toshihiro	Electrotechnical Laboratory
Shibata, Hiroshi	Mitsubishi Electric Corporation
Shimizu, Kyozo	NEC Corporation
Shinozaki, Toshiaki	Toshiba Corporation
Shirai, Teruo	Fujitsu Limited
Sugiyama, Hisashi	NEC Corporation
Tajima, Michio	Electrotechnical Laboratory
Takasu, Shin	Toshiba Ceramics Co., Ltd.
Tarui, Yasuo	Tokyo University of Agriculture and Technology
Wada, Kanji	Toshiba Corporation
Yamamoto, Shinichiro	Toshiba Corporation
Yanagisawa, Shintaro	Fujitsu Limited
Yoshihiro, Hisatsugu	Hitachi Ltd.

Contents

1.	Introduction	1
1.1	The Significance of Semiconductor Integrated Circuits	1
1.2	Prospects of High-Density Integration	2
1.3	Device Dimensions and Density of Integration	3
1.4	Outline of the Microfabrication Technology	4
2.	Electron Beam Lithography	8
2.1	Background	8
2.1.1	History of the Machine Development	8
2.1.2	Classification of the Machines	9
a)	Electron-Beam Source	9
b)	Beam Shape	9
c)	Beam Scanning	10
d)	Sample Movement	11
e)	Samples	12
2.1.3	Factors Determining Pattern Accuracy	12
a)	Beam Diameter	12
b)	Aberrations in the Electron-Optics System	13
c)	Sample Movement, Beam-Position Control and Alignment	14
d)	Proximity Effect	14
2.1.4	Factors Determining the Drawing Speed	14
2.2	Components for Electron-Beam Lithography	16
2.2.1	Electron-Beam Source	16
a)	Fundamentals	16
b)	Lanthanum Hexaboride (LaB_6) Cathode Electron Gun	19
c)	Field-Emission (FE) Electron Gun	24
2.2.2	Electron Optical Column	28
a)	Electromagnetic Lens	31
b)	Electrostatic Lens	32
c)	Demagnifying Electron-Optical Column	33
d)	Magnifying Electron-Optical Column	35
2.2.3	Electron-Beam Delineation	36
a)	Delineation of Spatially Separated Figures	38
b)	Delineation of Figures Over the Surface of a Large Work Piece	39
2.2.4	Alignment	44
a)	Alignment Mark Structure	44
b)	Mark Position Deciding Method	44
c)	Writing Position Compensation Method	48
d)	Comments	49
2.2.5	Radiation Damage	49
2.3	Software for Electron-Beam Lithography	51
2.3.1	Pattern Data Processing	55
a)	Input Files	55
b)	Fundamental Pattern Data Processing Operations	57

2.3.2	c) Algorithms	59
	Correction of Distortion	63
2.3.3	Correction of the Proximity Effect	66
	a) Fitting the EID Function	67
	b) Dosage Calculation and Representative Points	68
	c) Pattern-Shape Adjustment Techniques	70
	d) Dot-Beam Correction	71
	e) Simultaneous Correction Method	73
2.3.4	Warped-Wafer Correction	76
	a) Algorithm	77
	b) Cubic Interpolation Method	79
2.4	Wafer and Writing Systems	81
2.4.1	EB System with High Current FE Gun (VL-FI)	81
	a) Electron Gun and the Electron-Optical System	82
	b) Mechanical System	85
	c) Electronic Control System	86
	d) Computer System and Software	90
	e) Experimental Results	94
2.4.2	Variable-Shaped-Beam Lithography (VL-S2)	97
	a) VL-S2 System Configuration	98
	b) VL-S2 Electron-Optics System	101
	c) VL-S2 Stage System	103
	d) VL-S2 Data Transfer Control System	103
	e) VL-S2 Software System	104
	f) VL-S2 Pattern Exposure	104
2.4.3	Raster-Scan-Type Electron-Beam Delineator (VL-R1, VL-R2)	108
	a) VL-R1 Writing Scheme	108
	b) VL-R1 System Configuration	110
	c) VL-R1 Delineation Results	113
	d) VL-R2 Writing Scheme	114
	e) VL-R2 System Composition	115
	f) VL-R2 Delineation Results	119
	g) Conclusion on VL-R1 and VL-R2	119
3.	Pattern Replication Technology	121
3.1	UV Replication Technologies	121
3.1.1	Reduction Stepper (VL-SR 2)	123
	a) Imaging Optics	123
	b) Alignment Mechanism	126
3.1.2	1:1 Stepper (VL-SR 1)	128
	a) Imaging Optics	128
	b) Alignment Mechanism	130
3.2	Deep-UV Projection System	131
3.2.1	Light Source	131
3.2.2	Alignment	132
3.2.3	Overall System	133
3.3	X-Ray Lithography	135
3.3.1	Problems of X-Ray Lithography	136
	a) Features	137
	b) Geometrical Distortions	137
	c) Wavelength Selection	138
3.3.2	X-Ray Source	139
3.3.3	X-Ray Masks	142
	a) Inorganic Materials	142
	b) Organic Materials	143
3.3.4	Alignment	144

3.3.5 Examples of Experimental Systems	147
3.4 Electron-Beam Projection	150
3.4.1 Demagnifying Electron Projection Method	151
a) Design of an Electromagnetic Lens with a Large Pole-Piece Bore Diameter	154
b) Alignment Procedures	155
c) Self-Supporting Metal Foil Mask	157
3.4.2 Photocathode Pattern Transfer System	159
a) Imaging System	160
b) Photocathode Mask and Illumination Source	161
c) Alignment System	161
d) System Description	161
3.5 Radiation-Sensitive Resist for Microfabrication	163
3.5.1 Electron-Beam Resist	164
a) Positive-Type Electron-Beam Resist	165
b) Negative-Type Electron-Beam Resist	168
c) Problems of Electron-Beam Resist	169
3.5.2 X-Ray Resist	170
a) Positive-Type X-Ray Resist	170
b) Negative-Type X-Ray Resist	170
3.5.3 The Future of Electron-Beam and X-Ray Resists	171
 4. Mask Inspection Technology	172
4.1 Principles of Mask Inspection	172
4.1.1 Signal Generation and Processing	174
a) Detection of Signal	174
b) Transmission of Signal	174
c) Miscellaneous	174
4.1.2 Mask Pattern Inspection Technology	175
a) Beam Width and Dimension Accuracy	175
b) Dimension Inspection and Its System	177
4.1.3 Mask Defect Inspection	177
a) Defect Decision	177
b) List of Mask Defect Inspection Systems	179
4.2 Mask Inspection Systems	182
4.2.1 Mask Pattern Inspection System	182
a) Dimension Inspection System Using a Light Beam	182
b) Dimension Inspection System by Using an Electron Beam	183
4.2.2 The Mask-Defect Inspection System	187
a) Optical Mask-Defect Inspection System	187
b) Mask-Defect Inspection by an Electron Beam	190
 5. Crystal Technology	193
5.1 Overview	193
5.1.1 Crystal Growth and Machining Process	194
5.1.2 Impurities	198
5.2 Impurities in Si Crystals	200
5.2.1 Outline	200
5.2.2 Fourier Transform Infrared Spectroscopy	202
5.2.3 Photoluminescence Spectroscopy	205
5.2.4 Ion Microanalyzer	207
5.2.5 Striation	209
5.2.6 Oxygen Donor	213
5.3 Wafer Bow and Warpage	215
5.3.1 Definition and Measurement Methods	215
5.3.2 The Slicing Condition	220

5.3.3	Warpage of Silicon Wafers in Heat Processing	224
5.3.4	Effect of Mechanical Damage on Thermal Warpage	230
5.3.5	Oxygen Effects on Wafer Thermal Warpage	232
5.4	Thermally Induced Microdefects	235
5.4.1	The Definition of Thermally Induced Microdefects and Their Detection Technique	235
	a) Characteristics of Microdefects	235
	b) Infrared Absorption Spectroscopy	237
	c) Measurement Techniques Utilizing X-Ray Diffraction	239
	d) Transmission Electron Microscopy	240
	e) Etching Method	242
	f) Photoluminescence Spectroscopy	244
5.4.2	The Role of Oxygen and Carbon for the Formation of Thermally Induced Microdefects	246
	a) Thermally Induced Microdefects in Wafers Where the Carbon and Oxygen Concentrations Are Controlled	246
	b) Formation Mechanism of Thermally Induced Microdefects	249
	c) Suppression of Microdefects During LSI Processes	252
5.4.3	Ion Implantation Induced Defects	254
5.4.4	Gettering	258
5.5	Epitaxial Growth	264
5.5.1	Low-Pressure Epitaxial Growth	264
5.5.2	Molecular-Beam Epitaxial Growth	267
6.	Process Technology	271
6.1	Dry Etching	275
6.1.1	Dry Etching and Fine Pattern Definition	275
6.1.2	Plasma Etching Equipment	276
	a) Plasma Etching Equipments and Their Characteristics ..	276
	b) Example of the Planar-Type Plasma-Etching Equipment ..	278
6.1.3	Plasma Etching Technique	282
	a) Etching Characteristics and Its Accuracy	282
	b) Etching of SiO ₂	284
	c) Etching of Si and Poly-Si	287
	d) Etching of Al	289
6.1.4	Future Prospects	291
6.2	Beam Annealing	291
6.2.1	Laser Annealing in VLSI Technology	292
	a) Laser Annealing of Ion-Implanted Crystals	292
	b) Laser Annealing for the Self-Alignment Technology ..	293
	c) Crystal Growth by Laser Irradiation	294
	d) Laser Annealing and Interfacial Reactions	295
6.2.2	Fundamentals of Laser Annealing	296
	a) Temperature Distribution and Variation	296
	b) Physical Process Under Laser Irradiation	299
6.2.3	Other Beam Annealing Technologies	300
6.3	Thin-Film Deposition Techniques	301
6.3.1	CVD Technique	302
6.3.2	Evaporation Technique	305
6.4	Metallization	308
6.4.1	Fine Pattern Technology for Metallization	310
	a) Aluminum Pattern Formation by Parallel-Plate-Reactor-Type Plasma Etching	310
	b) Pattern Formation by the Lift-Off Technology	310
6.4.2	Refractory Metal Metallization	313
6.5	Evaluation of Gate Oxide Film	315
	6.5.1 Corona Charging Method	316

6.5.2 Avalanche Injection Method	317
6.6 Super Clean Environment	319
6.6.1 Cleanliness and Its Monitoring	319
6.6.2 Super Clean Environment	320
a) Concentration of Dust Particles of Larger Than 0.1 μm	320
b) Dust Generation Rate and Transmission Rate of HEPA Filters	322
c) 0.1 μm -Base Clean Environment	323
7. Fundamentals of Test and Evaluation	326
7.1 Testing and Evaluation of the Device Design	327
7.1.1 Testing of Device-Design Data	327
7.1.2 The Software System for Pattern Check	328
7.2 Device Analysis and Evaluation	331
7.2.1 Methods of Device Analysis and Evaluation	331
7.2.2 Equipment so Far Developed	332
a) A System for Precisely Measuring the Temperature in the Infrared	332
b) The Electron Micro-Probe Failure Analysis System ..	335
c) A Device Analysis System Based on Laser Scanning ..	338
7.2.3 Microdevice Analysis and Evaluation	342
7.3 Device Testing	345
7.3.1 Test Methods	345
7.3.2 The VLSI Tester	346
8. Basic Device Technology	350
8.1 Background	350
8.2 Limitations for Miniaturization	354
8.2.1 Physical Limiting Factors Related to Device Characteristics	354
a) Weakening of Insulation	354
b) Impurity Fluctuation	356
c) Electromigration	357
d) Heat Generation and Cooling	357
e) Drift-Velocity Saturation of Carriers	358
f) Impact Ionization	358
8.2.2 Physical Limiting Factors Related to Device Fabrication	359
8.2.3 Examples of Minimum Device Size	360
a) Minimum Size of a DSA MOS Transistor	360
b) Minimum Size of a Switch Transistor	363
8.3 Prediction of Device Performance Advancements	365
8.3.1 Requirements	365
8.3.2 Forecast of Integration-Density and Speed-Performance Trends	366
8.4 Examples of Device Structure	369
8.4.1 The DSA MOS Transistor	370
8.4.2 Multiple Wall Self-Alignment Technology	376
8.4.3 Quadruply Self-Aligned Stacked High Capacitor RAM	381
8.4.4 Dielectric Isolation	386
8.4.5 I ² L	388
8.4.6 SIT (Static Induction Transistor)	391
8.4.7 GaAs IC Technology	393
8.4.8 Josephson Junction Devices	396

8.5 Device Structure	402
8.5.1 Logic Circuit	402
a) Ultrafast Logic Circuits	402
b) High-Density MOS VLSI Logic	405
c) The VLSI System	407
d) Gigabit Logic Systems	409
8.5.2 Memory Circuits	409
a) Static Memories with Weak Inversion, Operating the MOS Transistor as a Load	412
b) The CML Compatible High-Speed Static MOS Memory	413
c) The DSA MOS High-Speed Static Memory	415
d) Dynamic Memories	417
References	427
Subject Index	443

1. Introduction

Very Large Scale Integration (VLSI) is in technical concept within the widely expanded field of the semiconductor integrated circuits. The integrated circuit itself was invented in the process of microminiaturization of electronic circuits. In the early stage the purpose of microminiaturization was literally to make the electronic devices smaller and lighter, especially for use in missiles and satellites.

Microminiaturization started in the form of a high-density assembly with components being fabricated in small size and combined in condensed form. The assembling of complex circuits with discrete components of variable size soon reached a limit because handling of the components and, in particular, their wiring became complex like a spider's net.

This limitation led to the idea of the "module" structure. Such structures are characterized by an assembly of component units with standardized regularity and separation. In the module structure, however, it is still necessary to handle each component one by one. This was a limitation for further miniaturization and became economically unfeasible.

The breakthrough in the difficulty of handling each component was achieved by the concept of the integrated circuit for which components are fabricated together and handled together. The integrated circuit is defined as "the microstructure of many circuit elements inseparably associated on or within a continuous substrate". In other words, an integrated circuit is handled as a functional unit for the design, the fabrication and the test. Thus, the concept of circuit integration opened a new area of microminiaturization, but it suffered from the difficulty of handling each component separately.

1.1 The Significance of Semiconductor Integrated Circuits

When the semiconductor integrated circuits were entering production, continuously improved by technological advances, it became clear that the merits of

integration not only lead to the original aim of smaller and lighter devices, but to an increase of high reliability, low cost and high performance.

The main reason for those merits today is the dramatic escalation of the units of electronic devices from R (resistance), C (capacitance), L (inductance) and transistors to the functions of the systems. Instead of the assembly of components one by one, only a series of photographic processes determines the locations of several millions of components, or how several millions of wires are connected. In addition, as all components are put into monolithic form, many electrical connections and encapsulations are superfluous.

Thus, the merits of integrated circuits with respect to cost, reliability and performance are recognized as generally applicable to all electronic devices. To utilize them, integration became the guiding principle in the electronic industry.

The advantages of integration are becoming more evident as the number of components on a chip is increasing. For this reason, the number of integrated devices or the "integration level" on a chip is to be increased. This increase led to an overall economic optimum, including yield considerations.

1.2 Prospects of High-Density Integration

As mentioned above, the development from integrated circuits (IC) to large-scale integration (LSI) has been achieved in the last twenty years. A quantitative expression is given by the complexity of a chip. The annual change of this number of components on a chip is commonly used to represent that tendency. Figure 1.1 shows it for memory circuits; the number of components in-




Fig.1.1. Illustrating the increase of the number of components per chip and the decomposition into different steps