PROGRAMMING THE 80386 John H. Crawford Patrick P. Gelsinger **Featuring 80386/387**

SYBEX

Programming the 80386

John H. Crawford Patrick P. Gelsinger







Cover design by Thomas Ingalls + Associates Cover photography by Casey Cartwright

Ashton-Tate and dBASE are trademarks of Ashton-Tate.

 $IBM,\ Personal$ Computer AT, and PS/2 are trademarks of International Business Machines Corporation.

Intel is a trademark of Intel Corporation.

All mnemonics copyright Intel Corporation 1986, 1987.

Lotus and 1-2-3 are trademarks of Lotus Development Corporation.

MS-DOS is a trademark of Microsoft Corporation.

MultiMate is a trademark of Multimate International, a subsidiary of Ashton-Tate.

UNIX is a trademark of AT&T Bell Laboratories.

SYBEX is a registered trademark of SYBEX, Inc.

SYBEX is not affiliated with any manufacturer.

Every effort has been made to supply complete and accurate information. However, SYBEX assumes no responsibility for its use, nor for any infringements of patents or other rights of third parties which would result.

Copyright ©1987 SYBEX Inc., 2021 Challenger Drive #100, Alameda, CA 94501. World rights reserved. No part of this publication may be stored in a retrieval system, transmitted, or reproduced in any way, including but not limited to photocopy, photograph, magnetic or other record, without the prior agreement and written permission of the publisher.

Library of Congress Card Number: 87-61199 ISBN 0-89588-381-3 Manufactured in the United States of America 10 9 8 7 6 5 4 3 2 1

Programming the 80386

Adapted and reprinted by permission of Intel Corporation, copyright 1986.

TEST Ib/Iv

TON

NEG

MUL AL/eAX

Eb

DEC

ROL

ROR

RCL

RCR

SHL

ADD

010 ADC

011 SBB

AND

000

OR 001

Two-Byte 80386 Opcode Map (First byte is OFH)

. □ .	Œ	>	9	α	,	~	N	-	0	
		PUSH	SETO	JO			MOV Cd,Rd		Grp6	
*		POP	SETNO	ONL		~	MOV Dd,Rd		Grp7	
*	Mp		SETB	JB		*	MOV Rd,Cd		LAR Gv.Ew	
*	BTR Ev.Gv	BT Ev,Gv	Byte Set on SETNB	JNB		~	MOV Rd,Dd		LSL Gv,Ew	
*	LFS Mp	SHLD	Byte Set on condition (Eb) SETNB SETZ	JZ			MOV Td.Rd			
~	Mp	SHLD	SETNZ	ZNZ	Long	~				
*	Gv,Eb MC		SETBE	JBE		~	MOV Rd,Td		CLTS	
*	MOVZX Gv.Ew		SETNBE	JNBE	Long-displacement jump on condition (Jv)	~				
*		PUSH	SETS	Sr	jump on condit	→				
*		as Pop	SETNS	SNF	ion (Jv)	₩				
*	Grp-8 Ev,lb		SETP	JP		*				
**	BTC Ev.Gv	BTS Ev.Gv	SETNP	JNP		~				
*	BSF Gv,Ev	SHRD EvGvib	SETL	JL		*				THE REAL PROPERTY AND PERSONS ASSESSED.
	BSR Gv,Ev	SHRD	SETNL	JNL		*				The state of the s
*	Gv.Eb		SETLE	JLE		*				
*	MOVSX Gv,Ew	IMUL Gv,Ev	SETNLE	JNLE		**				The state of the s

Opcodes Determined by Bits 5,4,3 of MODRM Field

-						
		IMUL AL/eAX	SHR	SUB	101	
		DIV AL/eAX		хоя	110	mod
		IDIV AL/8AX	SAR	CMP	111	ď
L	00	p 7	0 0	C)		nnn
		SGDT Ms	SLDT Ew	INC Ev	000	R/M
		SIDT	STR	DEC Ev	001	
		LGDT Ms	Ew	CALL	010	
		LIDT Ms	LTR	CALL	011	
	ВТ	SMSW	VERR Ew	JMP Ev	100	
	BTS		VERW	Ep Ep	101	
	BTR	LMSW		PUSH Ev	110	
	втс				## ===================================	

E整PDF请访问: www.ertongbook.com

One-Byte 80386 Opcode Map

2

0

n

40

9

ш	2.5,78	edecabe	POP	SG	546		9.00					100	OUTSW/ID DX:XV		JNLE	POP	à	LANE		SCASW/D			(Qe	IRET				OUT	DX.eAX	Indirct Orp5
ш	PUSH	88	PUSH	8	SEG	801	SEG	\$3 		1Se		lSe	OUTSB DX,Xb		JIE	MOV	Sw.Ew	SAME		SCASB	ALAD		(89)	INTO				3	DXAL	NC/DEC Gp4
٥		eAX.Iv		oAX,ftv		SANCIN		eAXCIP		aBP		486	INSW/D YY, DX		JNL	LEA	Gv.M	POPF	2	C/MSGO7	BAA,AV	double registe	eBb	N	٥	on set)			eAX,DX	STD
O		AL. Ib		At.lb		ALIB		AL,Ib	register	-88p	ral register	989	INSB. Yb,DX		JL	NOW	Ew.Sw	PUSHF	Ž.	Coose	ALIVO	into word or	eSP.	TNI		ESC (Escape to coprocessor instruction set)		2	AL DX	crp
83		Gv.Ev		GV,EV		GV,EV		Gv.Ev	DEC general register	мве	POP into general register	vB9X	IMUL GvEvib	*	dNi		GVEV	TAM		STOSMID	YV.8AX	word or double	еВХ			ape to coproc			dt.	ES
∢	Ho.	Gb,Eb	SBB	Gb,Eb	SUB	Gb,Eb	CMP	GB, Eb		XGs		хде	PUSH		d'i		GD, ED	CALL	Ap	STOSB		MOV immediate word or double into word or double register	XQe	RET for	W	ESC(Esc		JMP	Ap	73
6		EV.Gv		Ev,Gv		Ev, Gv		Ev,Gv		eCX		eCX	IMUL GVEVÍV	(qr)	JNS	MOV	Ev,Gv	Min			eAX,lv	MC	eCX	EAVE						STC
60		Eb,Gb		Eb,Gb		Eb.Gb		Eb,Gb		NA9		SAX	PUSH	Short-displecement jump on condition (Jb)	Sf		Eb,Gb	100		TEST	AL,ID		BAX	ENTER	d,wl			CALL	W.	OTO
7	dod	ES	POP	88		DAA				iQe		lGe	Address	placement jum	JNBE		EV, GV		(Qe	CMPSW/D	XV,YV		НВ		A'A	YIAT			D.eAX	3 3
9	PUSH	83	PUSH	989	SEG	E3	SEG	88=		ig ₉		iSe	Operand Size	Short-dis	38	ХСНВ	Eb,GB		ISe	CMPSB			HO	MOV	Eb,ib			OUT	lb,AL	Unary Grp8
2		BAX,IV		e.A.X.,IV		eAX,h		BAXCA		488		ABe	SEG - GS		JNZ		Ev, Gv	ter with sAX	eBP	DIMSAON	X4,Yv	1	СН	807	Gv.Mp	944			eAX,Ib	CMC
4		AL.ib		AL.Ib		ALB		AL.b	egister	9SP	register	dSe	SEG		25	TEST	Eb,Gb	HG word or double-word register with aAX	eSP	MOVSB		MOV immediate byte into byte register	AH	LES	Gv,Mp	1100	Month	2	ALIB	MET
3		Gv.Ev		Gv, Ev		GV, EV		Ov.Ev	INC general register	×ge	PUSH general register	евх	ARPL Ew, Rw		awr	Grof	Evib	IG word or do	xge		Ov.eAX	imediate byte i	BL				Ev,Cl.	24.04	Jb.	REPE-
2	ADD	GELED	ADC	Ob,Eb	AND	Gb,Eb	XOX	Gb, Eb		XQe		ХДе	Bound Gv.Ma		87			XCF	XQe		Ob,AL	MOV in	DF	RET near	NA.	275	ED,CL	900	9	REPNE
-		Ev.Gv		Ev.Gv		Ev.Gv		Ev.Gv		XO8		XXX	POPA		ONC	3rpl	Ev.lv		X09	MOV	eAX,Ov		ğ	SI SI	Ev.Ib	Shift Grp2	- Car	1000	9	
0		Eb,630		Eb.db		Eb,Gb		69°93		XXVO		XVo	PUSHA		or	Immediate Grpl	Eb,lb		Now You		AL.Ob		A	Shift Grp2	Eb,ib		Eb.1		9	LOCK

ω

O

0

ш

Adapted and reprinted by permission of Intel Corporation, copyright 1986.

To our wives, Norma and Linda, who were first chip widows and then book widows.

John CrawfordPatrick GelsingerSanta Clara, 1987

Acknowledgments

CREATING A BOOK LIKE THIS ONE IS A COMPLEX AND EXACTING PROJECT.

We would like to thank Intel Corporation for producing the 80386 and their customers for making the 80386 a success. Thanks to Norma Crawford for word processing of early drafts. Thanks to David Perlmutter for educating us in the operation of the 80387.

We would also like to thank the people at SYBEX who helped bring *Programming the 80386* from the early stages of development to the finished work you see. Our thanks to Dr. R.S. Langer, editor-in-chief, for his enthusiastic support and his choice of fine restaurants; David Kolodney, developmental and project editor; Tanya Kucak, editor, for her fine word chiseling by her red pen that never ran dry; Dan Tauber, technical editor; Olivia Shinomoto, word processor; Charles Cowens, typesetter; Jeff Green, proofreader; Jeffrey James Giese, technical illustrator; Suzy Anger, production coordinator; Evelyn Ong Sy and Jenny Wong, pasteup artists; and Paula Alston, indexer. We would also like to acknowledge the work of Skillful Means, typesetters for Chapter 3.

Introduction **I**

THIS BOOK PRESENTS THE ASSEMBLY LANGUAGE PROGRAMMER'S VIEW OF the 80386, the latest member of the popular Intel 86 family of microcomputers. Throughout the book we focus on the 32-bit features of the chip. The 80386 is entirely compatible with the 8086 and 80286, and we summarize these features in Chapter 9. In addition to complete coverage of the 80386, we also cover the 80387, the numerics coprocessor of the 80386. Rather than presenting the 80387 in an appendix or in a separate chapter, as many books do, we present it in an integrated fashion.

Having spent years developing the chip itself, we are pleased to present the *insider's view* of how to program and use the 80386. Throughout the book, we have strived to be accurate and authoritative, as only the chip designers could be.

An important question to answer is: why should you be reading this book? Why will your understanding and programming of the 80386 benefit you for the next decade or two of your programming career? The answer is in the tremendous cumulative investment in the 86 family. To design and use a computer, investments are continually made. These investments are by those designing computers (IBM PC, PC/AT, PS/2), operating systems (UNIX, MS-DOS), programming languages (C, FORTRAN), application programs (Lotus 1-2-3, MultiMate, dBASE III), and additional hardware (graphics, extra disks, network connections, add-on memory). The investments also include programs you may write yourself and, of course, your time to learn. Thus, computer families, such as the 86, evolve and share compatibility from one generation to the next. This compatibility allows the use and leverage of massive investments already made into a computer family.

We assume you have experience in the basic theory of computer operations. We also assume this is not your first assembly language experience. We thus purposely avoid these introductory topics and recommend the less experienced reader in these areas to first read an introductory

text. The book is divided into roughly three parts. Chapters 1–4 present the applications programmer's view of the 80386. Applications programmers can limit their reading to these chapters with little loss in completeness. Chapters 5–7 present the operating-system programmer's view of the 80386. These chapters are less tutorial than Chapters 1–4 and conclude with reference material on the detailed operation of the operating-system facilities. Chapters 5–7 are required reading for the operating-system programmer. Chapters 8 and 9 pick up the loose ends: debugging and 80386 compatibility with the 8086 and 80286. A more detailed description of each chapter follows.

In **Chapter 1**, we give a brief introduction to the 8086 family of processors. We also present other introductory items, such as memory organization and number representations. The bulk of the chapter is dedicated to the data types supported by the 80386 and 80387.

In Chapter 2, we present the internal machine state, general registers, processor control registers, and segment registers of the 80386. This is followed by an introduction to memory addressing. Instruction encodings and I/O space addressing are next presented. The chapter concludes with the 80387 internal machine state, general registers, and control registers.

Chapter 3, the most voluminous of the book, presents every instruction of the 80386 and 80387. The instruction presentation is broken into four sections: integer instructions, multiple-segment instructions, instructions for the operating-system writer, and instructions that operate on floating-point data.

Chapter 4 presents several examples of the applications programmer's instructions and machine state. It summarizes the applications programmer's view of the 80386 and 80387.

Chapter 5 presents the memory-management, protection, and multi-tasking facilities of the 80386. Several registers and system segments used by these facilities are introduced here rather than in Chapter 2. The chapter includes the exact semantics of all segmentation, memory access, control-transfer, and task-switching operations.

Chapter 6 presents the interrupts and exceptions of the 80386 and how they are processed. This includes the priorities of interrupts, how they are masked, and details of control transfers during interrupt processing. As in Chapter 5, an authoritative presentation of the interrupt and exception processing details is given. The chapter concludes with the 80387 exception causes and methods of processing.

Chapter 7 presents examples of the operating-system facilities of the 80386. These examples demonstrate many of the segmentation, paging,

and exception facilities discussed in Chapters 5 and 6, and the operatingsystem and multiple-segment instructions of Chapter 3.


Chapter 8 presents the facilities included in the 80386 specifically to support debugging.

Chapter 9 takes a step backward and discusses executing 16-bit code on the 80386. This includes descriptions of real (8086), virtual-8086, and protected 16-bit modes of operation.

The following references provide additional material on the 80386 and 80387. Since we make no mention of the hardware aspects of the 80386, items 2 and 3 below are particularly useful, as they cover this area.

- 80386 Programmer's Reference Manual, Intel Corporation, Order No. 230985.
- 80386 Hardware Reference Manual, Intel Corporation, Order No. 231732.
- 3. 80386 Data Sheet, Intel Corporation, Order No. 231630.
- 4. 80386 Assembly Language Reference Manual, Intel Corporation, Order No. 122332.
- 5. 80387 Data Sheet, Intel Corporation, Order No. 231920.

With this brief introduction, let's begin our study of the 80386. It will be challenging, but not without reward, as you make an investment in a very popular microcomputer family.



SYBEX Computer Books are different.

Here is why . . .

At SYBEX, each book is designed with you in mind. Every manuscript is carefully selected and supervised by our editors, who are themselves computer experts. We publish the best authors, whose technical expertise is matched by an ability to write clearly and to communicate effectively. Programs are thoroughly tested for accuracy by our technical staff. Our computerized production department goes to great lengths to make sure that each book is well-designed.

In the pursuit of timeliness, SYBEX has achieved many publishing firsts. SYBEX was among the first to integrate personal computers used by authors and staff into the publishing process. SYBEX was the first to publish books on the CP/M operating system, microprocessor interfacing techniques, word processing, and many more topics.

Expertise in computers and dedication to the highest quality product have made SYBEX a world leader in computer book publishing. Translated into fourteen languages, SYBEX books have helped millions of people around the world to get the most from their computers. We hope we have helped you, too.

For a complete catalog of our publications:

SYBEX, Inc. 2021 Challenger Drive, #100, Alameda, CA 94501 Tel: (415) 523-8233/(800) 227-2346 Telex: 336311

Contents

Introduction	xviii
Chapter 1	1
The Basics	
History of Intel Microprocessors 1 Compatibility with the 8086 and 80286 2	
Data Formats 3 Memory 3 Notation 4 Unsigned Numbers 5 Signed Integers 5	
Strings 9 Bits 11 BCD 12	
Floating-Point Data Types 14 Introduction to Floating Point 14 IEEE Floating-Point Standard 15 What If the 80387 Is Missing? 16 Data Formats 17 Integer Data Types 18 BCD 19	
Real Formats 20 Temporary Reals 23 Special Cases 23 Exceptions 29	

33

Chapter 2 **Machine State and Memory Addressing** Registers 34 The General Registers 35 The Processor-Control Registers 36 Segment Registers 41 42 Memory Addressing Concepts Two-Part Addressing 42 Notation 43 Memory Addressing Mechanism The Segment Part: Segment Register The Offset Part: Address Modes 47 Program Stack Pointer Data Type 53 Address Modes and Data Structures 54 Segmentation Strategies 56 Instruction Encoding 59 Immediate Constants 61 Register Operands 63 Memory Operands 66 I/O Space 76 Floating-Point Registers 77 Floating-Point Accumulator Stack 77 Sixteen-Bit Status and Control Registers 80 Error-Pointer Registers 86

91

Chapter 3 Instruction Set

Table of Contents for Chapter 3 91

Alphabetical Index to Instructions 98

Instruction Description Format Integer 119 Multiple Segment 269 Operating System 290 Floating Point 320

Chapter 4

401

Instruction Set Examples

Syntax 401

Integer Examples Signed Divide 405 Sort 406 Factorial 408 Semaphore 411 String Search 412 Bit Block Transfer 415

Floating-Point Examples Floating-Point Flags Partial Remainder 422 Exponential Computations 422 Matrix Multiplication 423 Statistics 426

Chapter 5

431

Memory Management, Protection, and Tasks

Memory-Management Facilities Address Translation 433 Protection 437 Segmentation 446 Segment Descriptor Tables 448 Segment Selectors 451 Segment Descriptors 453

Paging 463

Page Table Structure 465
Page Table Entry Format 470
Virtual Memory 473
Page-Level Protection 473
Software Issues in Modifying Page Table Entries 475

Processor-Control Registers and System Segments 477

Processor-Control Registers 477

Segmentation Table Base Registers 481

Task State Segment Format 483

Instructions Sensitive to Privilege Level 488
Privileged Instructions 489
I/O Space Protection 490
Instructions That Change EFLAGS 496

Control-Transfer Methods 497

Same Level, Same Task 497

Different Level, Same Task 498

Outward Returns 504

Segmentation Details 505

Exceptions Summary 506

Memory Data Access Details 509

Control-Transfer Details 528

Task Switches 540



Chapter 6

553

Interrupts and Exceptions

Interrupts 554 INTR Interrupts 555 NMI 555

Exceptions 555
Instruction Restart 557