

S  
Y  
B  
E  
X

# PROGRAMMING THE 80386

John H. Crawford Patrick P. Gelsinger

Featuring 80386/387



7831  
C899

886101816

# Programming the 80386

John H. Crawford  
Patrick P. Gelsinger



E8861018



San Francisco • Paris • Düsseldorf • London

Cover design by Thomas Ingalls + Associates  
Cover photography by Casey Cartwright

Ashton-Tate and dBASE are trademarks of Ashton-Tate.  
IBM, Personal Computer AT, and PS/2 are trademarks of International Business Machines Corporation.  
Intel is a trademark of Intel Corporation.  
All mnemonics copyright Intel Corporation 1986, 1987.  
Lotus and 1-2-3 are trademarks of Lotus Development Corporation.  
MS-DOS is a trademark of Microsoft Corporation.  
MultiMate is a trademark of Multimate International, a subsidiary of Ashton-Tate.  
UNIX is a trademark of AT&T Bell Laboratories.

SYBEX is a registered trademark of SYBEX, Inc.

SYBEX is not affiliated with any manufacturer.

Every effort has been made to supply complete and accurate information. However, SYBEX assumes no responsibility for its use, nor for any infringements of patents or other rights of third parties which would result.

Copyright ©1987 SYBEX Inc., 2021 Challenger Drive #100, Alameda, CA 94501. World rights reserved. No part of this publication may be stored in a retrieval system, transmitted, or reproduced in any way, including but not limited to photocopy, photograph, magnetic or other record, without the prior agreement and written permission of the publisher.

Library of Congress Card Number: 87-61199  
ISBN 0-89588-381-3  
Manufactured in the United States of America  
10 9 8 7 6 5 4 3 2 1

# **Programming the 80386**



## Two-Byte 80386 Opcode Map (First byte is 0FH)

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	Grp6	Grp7	LAR Gv,Ev	LSL Gv,Ev			CLTS									
1																
2	MOV Cd,Rd	MOV Dd,Rd	MOV Rd,Cd	MOV Rd,Dd	MOV Td,Rd		MOV Rd,Td									
3																
4																
5																
6																
7																
8	Long-displacement jump on condition (Jv)															
9	JO	JNO	JB	JNB	JZ	JNZ	JBE	JMBE	JS	JNS	JP	JNP	JL	JNL	JLE	JNLE
A	Byte Set on condition (Eb)															
B	SETO	SETNO	SETB	SETNB	SETZ	SETNZ	SETBE	SETMBE	SETS	SETNS	SETP	SETNP	SETL	SETNL	SETLE	SETNLE
C	PUSH FS	POP FS		BT Ev,Gv	SHLD Ev,Gvib	SHLD Ev,GvCL			PUSH GS	POP GS		BTS Ev,Gv	SHRD Ev,Gvib	SHRD Ev,GvCL		IMUL Gv,Ev
D			LSS Mp	BTR Ev,Gv	LFS Mp	LGS Mp	MOVZX Gv,Ev				Grp8 Ev,Id	BTC Ev,Gv	BSF Gv,Ev	BSR Gv,Ev	MOVSX Gv,Ev	
E																
F																

## Opcodes Determined by Bits 5,4,3 of MODRM Field

mod	nnn	R/M
-----	-----	-----

	000	001	010	011	100	101	110	111
1	ADD	OR	ADC	SBB	AND	SUB	XOR	CMP
2	ROL	ROR	RCL	RCR	SHL	SHR	SAR	
3	TEST Id/iv		NOT	NEG	MUL AL/ax	IMUL AL/ax	DIV AL/ax	IDIV AL/ax
4	INC Ed	DEC Ed						

	000	001	010	011	100	101	110	111
5	INC Ev	DEC Ev	CALL Ev	CALL ap	JMP Ev	JMP Ep	PUSH Ev	
6	SLOD Ev	STR Ev	LLDT Ev	LTR Ev	VERR Ev	VERW Ev		
7	SGDT Ms	SIDT Ms	LGDT Ms	LIDT Ms			LMSW Ev	
8					BT	BTS	BTR	BTC

# One-Byte 80386 Opcode Map

0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0	Eb,Gb	Ev,Gv	ADD			PUSH ES	POP ES	Eb,Gb	Ev,Gv	Gb,Eb	Gv,Ev	OR			PUSH CS	2-byte escape	
			GL,Eb	AL,lb	eAX,lv							AL,lb	eAX,lv				
1	Eb,Gb	Ev,Gv	ADC			PUSH SS	POP SS	Eb,Gb	Ev,Gv	Gb,Eb	Gv,Ev	SBB			PUSH DS	POP DS	
			Gb,Eb	AL,lb	eAX,lv							AL,lb	eAX,lv				
2	Eb,Gb	Ev,Gv	AND			SEG -ES	DAA	Eb,Gb	Ev,Gv	Gb,Eb	Gv,Ev	SUB			SEG -CS	DAS	
			Gb,Eb	AL,lb	eAX,lv							AL,lb	eAX,lv				
3	Eb,Gb	Ev,Gv	XOR			SEG -SS	AAA	Eb,Gb	Ev,Gv	Gb,Eb	Gv,Ev	CMP			SEG -CS	AAS	
			Gb,Eb	AL,lb	eAX,lv							AL,lb	eAX,lv				
4	eAX	eCX	eDX	INC general register			eSI	eDI	eAX	eCX	eDX	eBX	eSP	eBP	eDI		
				eBX	eSP	eBP											
5	eAX	eCX	eDX	PUSH general register			eSI	eDI	eAX	eCX	eDX	eBX	eSP	eBP	eSI		
				eBX	eSP	eBP											
6	PUSHA	POPA	BOUND Gv, Ma	APPL Ew, Rv	SEG -FS	SEG -GS	Operand Size	Address Size	PUSH lb	IMUL Gv/Ev,lv	PUSH lb	IMUL Gv/Ev,lv	INSB Yb,DX	INSD Yb,DX	OUTSB DX,Xb	OUTSD DX,Xb	
7	JO	JNO	JB	JNB	JZ	JNZ	JBE	JNBE	JS	JNS	JP	JNP	JL	JNL	JLE	JNLE	
8	Immediate Grp1	Ev,lv	Grp1 Ev,lb	TEST			XCHG			Eb,Gb	Ev,Gv	Gb,Eb	Gv,Ev	MOV Ew,Sw	LEA Gv,M	MOV Sw,Ew	
				Eb,Gb	Ev,Gv												
9	NOP	eCX	eDX	eBX	XCHG word or double-word register with eAX			eSI	eDI	CBW	QWD	CALL Ap	WAIT	POPF Fv	SAHF	LAHF	
					eSP	eBP											
A	AL,Ob	eAX,lv	Ob,AL	Ob,eAX	MOVSB Xb,Yb	MOVSW Xb,Yb	CMPB Xb,Yb	CMPD Xb,Yb	TEST		STOSB Yb,AL	STOSD Yb,eAX	LODSB AL,Xb	LODSW AL,Xb	SCASB AL,Xb	SCASD eAX,Xb	
									AL,lb	eAX,lv							
B	AL	CL	DL	BL	AH	CH	DH	BH	eAX	eCX	eDX	eBX	eSP	eBP	eSI	eDI	
C	Shift Grp2	Ev,lb	RET near	LES Gv,Mp	LDS Gv,Mp	MOV		ENTER lw,lb	LEAVE	RET far		INT 3	INT lb	INTO	IRET		
						Eb,lb	Ev,lv										
D	Shift Grp2				AAM	AAD	XLAT	ESC (Escape to coprocessor instruction set)									OUT
	Eb,1	Ev,1	Eb,CL	Ev,CL													
E	LOOPNE Jb	LOOPE Jb	LOOP Jb	JCXZ Jb	IN	OUT		CALL Av	JMP			Jv	Ap	Jb	ALDX	eAX,DX	DX,AL
F	LOCK	REPNE	REP Jb	HLT	CMC	Unary Grp3		CLC	STC	CLI	STI	CLD	STD	INC/DEC Grp4	Indirect Grp5		

Adapted and reprinted by permission of Intel Corporation, copyright 1986.

To our wives, Norma and Linda, who were first chip  
widows and then book widows.

— John Crawford  
— Patrick Gelsinger  
*Santa Clara, 1987*



# Acknowledgments ■

## CREATING A BOOK LIKE THIS ONE IS A COMPLEX AND EXACTING PROJECT.

We would like to thank Intel Corporation for producing the 80386 and their customers for making the 80386 a success. Thanks to Norma Crawford for word processing of early drafts. Thanks to David Perlmutter for educating us in the operation of the 80387.

We would also like to thank the people at SYBEX who helped bring *Programming the 80386* from the early stages of development to the finished work you see. Our thanks to Dr. R.S. Langer, editor-in-chief, for his enthusiastic support and his choice of fine restaurants; David Kolodney, developmental and project editor; Tanya Kucak, editor, for her fine word chiseling by her red pen that never ran dry; Dan Tauber, technical editor; Olivia Shinomoto, word processor; Charles Cowens, typesetter; Jeff Green, proofreader; Jeffrey James Giese, technical illustrator; Suzy Anger, production coordinator; Evelyn Ong Sy and Jenny Wong, paste-up artists; and Paula Alston, indexer. We would also like to acknowledge the work of Skillful Means, typesetters for Chapter 3.



# Introduction ■

**THIS BOOK PRESENTS THE ASSEMBLY LANGUAGE PROGRAMMER'S VIEW OF** the 80386, the latest member of the popular Intel 86 family of microcomputers. Throughout the book we focus on the 32-bit features of the chip. The 80386 is entirely compatible with the 8086 and 80286, and we summarize these features in Chapter 9. In addition to complete coverage of the 80386, we also cover the 80387, the numerics coprocessor of the 80386. Rather than presenting the 80387 in an appendix or in a separate chapter, as many books do, we present it in an integrated fashion.

Having spent years developing the chip itself, we are pleased to present the *insider's view* of how to program and use the 80386. Throughout the book, we have strived to be accurate and authoritative, as only the chip designers could be.

An important question to answer is: why should you be reading this book? Why will your understanding and programming of the 80386 benefit you for the next decade or two of your programming career? The answer is in the tremendous cumulative investment in the 86 family. To design and use a computer, investments are continually made. These investments are by those designing computers (IBM PC, PC/AT, PS/2), operating systems (UNIX, MS-DOS), programming languages (C, FORTRAN), application programs (Lotus 1-2-3, MultiMate, dBASE III), and additional hardware (graphics, extra disks, network connections, add-on memory). The investments also include programs you may write yourself and, of course, your time to learn. Thus, computer families, such as the 86, evolve and share compatibility from one generation to the next. This compatibility allows the use and leverage of massive investments already made into a computer family.

We assume you have experience in the basic theory of computer operations. We also assume this is not your first assembly language experience. We thus purposely avoid these introductory topics and recommend the less experienced reader in these areas to first read an introductory

text. The book is divided into roughly three parts. Chapters 1–4 present the applications programmer’s view of the 80386. Applications programmers can limit their reading to these chapters with little loss in completeness. Chapters 5–7 present the operating-system programmer’s view of the 80386. These chapters are less tutorial than Chapters 1–4 and conclude with reference material on the detailed operation of the operating-system facilities. Chapters 5–7 are required reading for the operating-system programmer. Chapters 8 and 9 pick up the loose ends: debugging and 80386 compatibility with the 8086 and 80286. A more detailed description of each chapter follows.

In **Chapter 1**, we give a brief introduction to the 8086 family of processors. We also present other introductory items, such as memory organization and number representations. The bulk of the chapter is dedicated to the data types supported by the 80386 and 80387.

In **Chapter 2**, we present the internal machine state, general registers, processor control registers, and segment registers of the 80386. This is followed by an introduction to memory addressing. Instruction encodings and I/O space addressing are next presented. The chapter concludes with the 80387 internal machine state, general registers, and control registers.

**Chapter 3**, the most voluminous of the book, presents every instruction of the 80386 and 80387. The instruction presentation is broken into four sections: integer instructions, multiple-segment instructions, instructions for the operating-system writer, and instructions that operate on floating-point data.

**Chapter 4** presents several examples of the applications programmer’s instructions and machine state. It summarizes the applications programmer’s view of the 80386 and 80387.

**Chapter 5** presents the memory-management, protection, and multi-tasking facilities of the 80386. Several registers and system segments used by these facilities are introduced here rather than in Chapter 2. The chapter includes the exact semantics of all segmentation, memory access, control-transfer, and task-switching operations.

**Chapter 6** presents the interrupts and exceptions of the 80386 and how they are processed. This includes the priorities of interrupts, how they are masked, and details of control transfers during interrupt processing. As in Chapter 5, an authoritative presentation of the interrupt and exception processing details is given. The chapter concludes with the 80387 exception causes and methods of processing.

**Chapter 7** presents examples of the operating-system facilities of the 80386. These examples demonstrate many of the segmentation, paging,

and exception facilities discussed in Chapters 5 and 6, and the operating-system and multiple-segment instructions of Chapter 3.

**Chapter 8** presents the facilities included in the 80386 specifically to support debugging.


**Chapter 9** takes a step backward and discusses executing 16-bit code on the 80386. This includes descriptions of real (8086), virtual-8086, and protected 16-bit modes of operation.

The following references provide additional material on the 80386 and 80387. Since we make no mention of the hardware aspects of the 80386, items 2 and 3 below are particularly useful, as they cover this area.

1. *80386 Programmer's Reference Manual*, Intel Corporation, Order No. 230985.
2. *80386 Hardware Reference Manual*, Intel Corporation, Order No. 231732.
3. *80386 Data Sheet*, Intel Corporation, Order No. 231630.
4. *80386 Assembly Language Reference Manual*, Intel Corporation, Order No. 122332.
5. *80387 Data Sheet*, Intel Corporation, Order No. 231920.

With this brief introduction, let's begin our study of the 80386. It will be challenging, but not without reward, as you make an investment in a very popular microcomputer family.

# Basic Concepts





## ***SYBEX Computer Books are different.***

---

### **Here is why . . .**

At SYBEX, each book is designed with you in mind. Every manuscript is carefully selected and supervised by our editors, who are themselves computer experts. We publish the best authors, whose technical expertise is matched by an ability to write clearly and to communicate effectively. Programs are thoroughly tested for accuracy by our technical staff. Our computerized production department goes to great lengths to make sure that each book is well-designed.

In the pursuit of timeliness, SYBEX has achieved many publishing firsts. SYBEX was among the first to integrate personal computers used by authors and staff into the publishing process. SYBEX was the first to publish books on the CP/M operating system, microprocessor interfacing techniques, word processing, and many more topics.

Expertise in computers and dedication to the highest quality product have made SYBEX a world leader in computer book publishing. Translated into fourteen languages, SYBEX books have helped millions of people around the world to get the most from their computers. We hope we have helped you, too.

### ***For a complete catalog of our publications:***

---

SYBEX, Inc. 2021 Challenger Drive, #100, Alameda, CA 94501  
Tel: (415) 523-8233/(800) 227-2346 Telex: 336311

# Contents ■

## Introduction

xviii

## Chapter 1

1

### The Basics

History of Intel Microprocessors	1
<i>Compatibility with the 8086 and 80286</i>	2
Data Formats	3
<i>Memory</i>	3
<i>Notation</i>	4
<i>Unsigned Numbers</i>	5
<i>Signed Integers</i>	5
<i>Strings</i>	9
<i>Bits</i>	11
<i>BCD</i>	12
Floating-Point Data Types	14
<i>Introduction to Floating Point</i>	14
<i>IEEE Floating-Point Standard</i>	15
<i>What If the 80387 Is Missing?</i>	16
<i>Data Formats</i>	17
<i>Integer Data Types</i>	18
<i>BCD</i>	19
<i>Real Formats</i>	20
<i>Temporary Reals</i>	23
<i>Special Cases</i>	23
<i>Exceptions</i>	29

**Chapter 2****33****Machine State and Memory Addressing**

Registers	34
<i>The General Registers</i>	35
<i>The Processor-Control Registers</i>	36
<i>Segment Registers</i>	41
Memory Addressing Concepts	42
<i>Two-Part Addressing</i>	42
<i>Notation</i>	43
Memory Addressing Mechanism	43
<i>The Segment Part: Segment Register</i>	44
<i>The Offset Part: Address Modes</i>	47
<i>Program Stack</i>	48
<i>Pointer Data Type</i>	53
<i>Address Modes and Data Structures</i>	54
<i>Segmentation Strategies</i>	56
Instruction Encoding	59
<i>Immediate Constants</i>	61
<i>Register Operands</i>	63
<i>Memory Operands</i>	66
I/O Space	76
Floating-Point Registers	77
<i>Floating-Point Accumulator Stack</i>	77
<i>Sixteen-Bit Status and Control Registers</i>	80
<i>Error-Pointer Registers</i>	86

**Chapter 3****91****Instruction Set**

Table of Contents for Chapter 3	91
Alphabetical Index to Instructions	98

Instruction Description Format	105
Integer	119
Multiple Segment	269
Operating System	290
Floating Point	320

## Chapter 4

401

### Instruction Set Examples

Syntax	401
Integer Examples	405
<i>Signed Divide</i>	405
<i>Sort</i>	406
<i>Factorial</i>	408
<i>Semaphore</i>	411
<i>String Search</i>	412
<i>Bit Block Transfer</i>	415
Floating-Point Examples	420
<i>Floating-Point Flags</i>	420
<i>Partial Remainder</i>	422
<i>Exponential Computations</i>	422
<i>Matrix Multiplication</i>	423
<i>Statistics</i>	426

## Chapter 5

431

### Memory Management, Protection, and Tasks

Memory-Management Facilities	433
<i>Address Translation</i>	433
<i>Protection</i>	437
Segmentation	446
<i>Segment Descriptor Tables</i>	448



<i>Segment Selectors</i>	451
<i>Segment Descriptors</i>	453
Paging	463
<i>Page Table Structure</i>	465
<i>Page Table Entry Format</i>	470
<i>Virtual Memory</i>	473
<i>Page-Level Protection</i>	473
<i>Software Issues in Modifying Page Table Entries</i>	475
Processor-Control Registers and System Segments	477
<i>Processor-Control Registers</i>	477
<i>Segmentation Table Base Registers</i>	481
<i>Task State Segment Format</i>	483
Instructions Sensitive to Privilege Level	488
<i>Privileged Instructions</i>	489
<i>I/O Space Protection</i>	490
<i>Instructions That Change EFLAGS</i>	496
Control-Transfer Methods	497
<i>Same Level, Same Task</i>	497
<i>Different Level, Same Task</i>	498
<i>Outward Returns</i>	504
Segmentation Details	505
<i>Exceptions Summary</i>	506
<i>Memory Data Access Details</i>	509
<i>Control-Transfer Details</i>	528
<i>Task Switches</i>	540

## Chapter 6

553

### Interrupts and Exceptions

Interrupts	554
<i>INTR Interrupts</i>	555
<i>NMI</i>	555
Exceptions	555
<i>Instruction Restart</i>	557