# SUPERCOMPUTERS: TECHNOLOGY AND APPLICATIONS

# EUROMICRO SYMPOSIUM

ZURICH, AUGUST/SEPTEMBER 1988

S. WINTER H. SCHUMNY

**EDITORS** 



NORTH-HOLLAND

# SUPERCOMPUTERS: TECHNOLOGY AND APPLICATIONS

fourteenth EUROMICRO symposium on microprocessing and microprogramming (EUROMICRO '88)

Zurich, August 29-September 1, 1988

edited by Stephen Winter Harald Schumny



# © 1988 EUROMICRO Association for Microprocessing and Microprogramming

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior permission of the copyright owner.

ISBN: 0 444 70519 8

Reprinted from the journal MICROPROCESSING AND MICROPROGRAMMING, Vol. 24 (1988)

#### Publishers:

ELSEVIER SCIENCE PUBLISHERS B.V. P.O. Box 103 1000 AC Amsterdam The Netherlands

Sole distributors for the U.S.A. and Canada: ELSEVIER SCIENCE PUBLISHING COMPANY, INC. 52 Vanderbilt Avenue New York, N.Y. 10017 U.S.A.

SUPERCOMPUTERS: TECHNOLOGY AND APPLICATIONS

# organized by EUROMICRO

with the support of A. Baggenstos & Co. AG, Wallisellen Bank Leu AG, Zürich City and Canton of Zürich Control Data (Schweiz) AG, Zürich Convex Computer Swiss, Oberengstringen Digital Equipment Corporation (DEC) Schweiz, Kloten GEI Systeme AG, Spreitenbach IBM Schweiz, Zürich io Management Zeitschrift, Zürich Industrade AG, Wallisellen-Zürich Institut für Informatik, Universität Zürich Mettler Instrumente AG, Greifensee Olivetti Verkaufs-AG, Wallisellen Siemens-Albis AG, Zürich Sun Microsystems (Schweiz) AG, Glattbrugg Swissair, Schweizerische Luftverkehr AG, Zürich Texas Instruments Switzerland AG, Dietikon

#### CHAIRMAN'S INTRODUCTION

EUROMICRO 88 is the fourteenth in the series of annual symposia organized by the European Association for Microprocessing and Microprogramming (EUROMICRO) based in Enschede, The Netherlands. After fourteen years EUROMICRO returns for the first time back to Switzerland where the association was founded in 1974 in Lausanne. The structure of this year's conference follows the successful scheme of its predecessors, but contains also several interesting improvements which shall make it even more attractive to participate.

The annual EUROMICRO symposium is the leading European forum concerned with microprocessors and all related topics. It attracts contributions and participants from almost all European countries, the United States, Africa, and the Far East.

The significance of this symposium is also reflected by the generous sponsoring support of many leading companies and Swiss Authorities. Please refer to the inner title page of these proceedings for a complete list. Their financial support to EUROMICRO 88 is very much appreciated.

Although the general heading of this year's symposium Supercomputers: Technology and Applications might seem somehow contradictionary for EUROMICRO at a first view, it enlightens the overall trend we can observe daily. The traditional classification into micros, minis and mainframes has become more or less obsolete for already a couple of years. Instead the performance of some recent microprocessors and particularly those chips, which carry a lot of internal parallelism, have achieved a computational power of near supercomputer ranges. This status is strongly reflected by seveal sessions of the Zurich symposium.

The scientific and technical program at EUROMICRO 88 includes three keynote sessions with invited papers, about 100 contributed papers out of more than twice as much submitted, and a line of short-note papers. In addition, a special session on Computer Music will be performed for a first time. A Computer Music Concert open to the public will show the progress achieved so far by the experts in this field.

I have been most fortunate that Stephen Winter from the Polytechnic of Central London took responsibility as Program Chairman for EUROMICRO 88. He did an extremely professional job well supported by his Deputy Program and Short Notes Chairman Harald Schumny from Physikalisch-Technische Bundesanstalt in Braunschweig, Germany. The result of their combined efforts are contained in these proceedings.

In addition to the scientific program, EUROMICRO 88 features similar as in the foregoing years a Robot Ping-Pong which brings together several international groups of young and engaged technicians whose experiments are open to all conference attendants.

Two new events have still to be mentioned explicitly. In order to support technical ad-hoc discussions among the participants in more structured manner, so-called DIY (Do-It-Yourself)-Panels will be established. According to the attendants' desire, selected professional topics may be choosen and all conference delegates who are interested may actively participate. The organizers of EUROMICRO 88 are convinced that this type of communication will be a further attraction of this symposium. Furthermore, a few real products related to the symposium's general theme will be exhibited at main conference site. In this way the delegates may obtain additional information about the current state-of-the-art.

The site of EUROMICRO 88 is University Zurich-Irchel where excellent convention facilities are available in a rather close-to-downtown location. The participants will find there the right athmosphere for an exchange of ideas and information flow. The Institut für Informatik (Computer Science) at the University of Zurich as well as the other facilities at the Swiss Federal Institute for Technology (ETH) are not only known in Switzerland.

Thus, I am most grateful for the support of the University of Zurich and particularly the Institut für Informatik. But I also have to thank my colleague Kurt Bauknecht without whose competent help and support, this symposium could hardly have taken place at this favorable location. Furthermore, I appreciated very much the non-ending assistance and support from Doris Morelli, Rade Adamov and many other members of the Institut für Informatik. Their help is extremely acknowledged.

From the EUROMICRO organization I am indebted first of all to Chiquita Snippe-Marlisa who did everything imaginable at EUROMICRO's homestead in Enschede, The Netherlands, to make this symposium a success. Besides her I should like to thank all my colleagues from the EUROMICRO Council who supported me with many valuable suggestions and energetic assistance.

Last but not least I wish to thank all the delegates participating in EUROMICRO 88. I hope very much that your expectations will be met and that this symposium will be a success for you.

Lutz Richter General Chairman EUROMICRO 88

# PROGRAMME CHAIRMAN'S INTRODUCTION

The purpose of EUROMICRO 88, which is the fourteenth annual symposium organised by Euromicro, is to bring together people from business, industry, government and academia, who are interested in all problems related to the technology and application of microcomputer systems. The symposium, whose motif this year is "Supercomputers: Technology and Applications", is being held at the Institut für Informatik der Universität Zürich.

Three keynote addresses, one each day starting at 11.30 in the Main Auditorium, will be made by leading experts on the technology and application themes of supercomputing systems:

- \* Oberon: A Flexible, Efficient and Extensible Workstation System by Prof Niklaus Wirth, Professor of Computer Science at ETH Zurich
- \* Communication Strategies in International Banking by Dr. Hubert Huschke, Executive Vice-President of the Union Bank of Switzerland
- \* Microprogramming, Microprocessing and Supercomputing by Dr. Joseph A. Fisher, Founder and Executive Vice-President of Multiflow Computers Inc.

The opening address will be given by Professor H.H. Schmid, Rector of the University of Zurich.

Technical papers were invited on four major themes of Supercomputing: Microelectronics, Software Engineering, Parallel Processing and Applications. In response, a record number of 197 papers were submitted by authors for consideration, and based on the reviews of an international panel of over 200 referees, 100 papers were finally selected for inclusion in the major scientific and technical programme.

The main technical programme has been scheduled as four parallel tracks. Each track is devoted, in the main, to one of the above themes, so that particpants may elect to follow an entire theme by staying in the appropriate track. An exception to this is the parallel processing theme, which unsurprisingly in view of the Supercomputing motif, attracted a large proportion of the submitted papers, and has been split between Tracks 2, 3 and 4. It will, nevertheless, be possible to attend more than

half of the presented papers on parallel processing. The themes are organised into the following sessions:

#### \* MICROELECTRONICS THEME

- \* VLSI Design Tools
- \* Specification & Verification
- \* Processor Architectures
- \* Fault Tolerance & Reliability
- \* The VLSI-/370 Microprocessor

# \* SOFTWARE ENGINEERING THEME

- \* Formal Methods
- \* Object-oriented Approach
- \* System Aspects
- \* Environments

# \* PARALLEL PROCESSING THEME

- \* Multiprocessors
- \* Transputers
- \* Array Processors
- \* Networks
- \* Function-directed & Neural Architectures
- \* Operating Systems & Environments
- \* \*Concurrent Program Design
- \* Simulation
- \* Fault Tolerance

### \* APPLICATIONS THEME

- \* Real Time Systems
- \* Sensors & Robotics
- \* Image & Speech Processing
- \* Education

There is also a separate track of Short-note sessions, which are designed to accommodate topical reporting of recent work in all fields relevant to the symposium. These papers will be published in the Euromicro Journal early in 1989.

An innovation for Euromicro symposia is a special session on Computer Music, which will complement the evening performances on the social programme. The music papers are included in these Proceedings.

The three-day symposium is preceeded by a tutorial programme consisting of:

\* The Software Production Process by Dr. G. Chroust, IBM Austria \* Computer Graphics & Image Processing by Prof. P. Stucki, Institut für Informatik, Universität Zürich

We extend our thanks to Professor Lutz Richter, who as Conference Chairman, has expended enormous effort to provide an excellent setting for EUROMICRO 88.

The programme itself would not have offered such a rich variety if there had not been so many contributors: the authors, programme committee, reviewers and session chairman. I would especially like to mention the roles of the Deputy Programme Chairman, Harald Schumny, for co-ordinating the Short Notes sessions; Fausto Distante, for organising the Music session; and John Molgaard, Derek Wilson and Robert Negrini, the major theme co-ordinators.

The Programme Committee has put in a lot of hard work, and the efforts and support of the Euromicro Administrative Manager, Mrs Chiquita Snippe-Marlisa, are much appreciated.

Special thanks to go Philippe Fernin and Henri Guiheux for invaluable administrative assistance, and also to my family, for helping out whenever needed. Finally, I wish to thank all co-workers, colleagues and friends who have contributed to the scientific programme of EUROMICRO 88.

Stephen Winter Programme Chairman EUROMICRO 88



# **Programme Committee**

- K. Bauknecht
- I. Billingsley
- Z. Blazek
- R. Brause
- M. dal Cin
- C. Cianci
- H. J. Decuypere
- I. de Man
- F. Distante
- R.W. Hartenstein
- J. Karjalainen
- W. Kozinski
- B. A. Lent
- I.. Mezzalira
- V. Milutinovic
- J. Molgaard<sup>2</sup>
- R. Negrini<sup>1</sup>
- A. Nunez
- H. Painke
- Y. Paker
- M. Papazoglou
- A. Pawlak
- G. Philokyprou
- P. Prinetto
- L. Richter
- T. Rogeberg
- M. G. Sami H. Schumny
- D. Tabak
- M. J. Taylor J. Tiberghien
- F. Vajda
- C. J. van Spronsen
- K. Waldschmidt
- I. Wilmink
- D. R. Wilson<sup>4</sup>
- F. Winkelhaage
- S. C. Winter<sup>3</sup>

#### Reviewers

- R. Adamov
- D. J. Allerton
- A. Ancona
- D. I. Atkins
- A. Auer
- R. Ayani
- H. Azaria
- K. K. Bagchi
- K. Bauknecht
- Y. Berbers
- S. Ben-Yaakov
- T. Bemmerl
- J. Billingsley
- A. Bisett
- M. de Blasi
- 7. Blazek
- R. Boari
- F. Blomeley
- O. Boudillet
- R. Brause
- L. Breveglieri
- S. Brofferio
- F. Bruggeman
- A. H. Burgi-Schmelz
- P. Camurati
- G. Carlstedt
- B. Carminati
- G. Carpenter
- A. Chalmers
- P. Y. Cheung
- C. Cianci
- A. Cimitile
- A. Clematis
- M. Clint
- E.J. Cohen
- I. Cook
- D. del Corso
- F Curatelli
- S. Dado
- M. Dal Cin
- A. C. Davies
- A. R. Deas
- E. H. Debaere
- B. de Decker
- H. J. Decuypere
- F. Dirkx
- F. Distante
- J. de Man

# Reviewers (contd.)

- R. Dowsing
- N. Drescher
- A. Dumont
- W. Erhard
- D. Fay
- S. T. Fernandez
- P. Fernin
- A. Fox
- B. Fuhrt
- G. Gauglitz
- V. Gianuzzi
- R. Gonzalez-Rubio
- S.C. Goodwin
- F. Gronback
- H. Guiheux
- B. G. Mortensen
- K. E. Grosspietsch
- W. Hahm
- W. A. Halang
- M. Hallmann
- R.W. Hartenstein
- R.D. Hersch
- J. Hlavicka
- G. Hotz
- A. Houghton
- R.D. Huysman
- J. J. Joyce
- T. Juntunen
- S-K. Jung
- I. Kale
- J. van Katwijk
- I. Karjalainen
- T. Kindberg
- K. Kloeckner
- P. Knoppers
- I. M. Korsloot W. Kozinski
- J. Kreyssig
- A. Krikelis
- S. Krolak
- I. Kwiatkowski
- B. Lazzerini
- B. A. Lent
- G. Leon
- M. Lobelle F. Lombardi
- E. Luque
- E. Maehle
- V. Makios
- P. Marchal R. Marczynski

<sup>&</sup>lt;sup>1</sup> Microelectronics Theme Coordinator

<sup>&</sup>lt;sup>2</sup> Software Engineering Theme Coordinator

<sup>&</sup>lt;sup>3</sup> Parallel Processing Theme Coordinator

<sup>&</sup>lt;sup>4</sup>Applications Theme Coordinator

# Reviewers (contd.)

- M. Maresca
- P. Mars
- F. Mayer-Lindenberg
- P. Meiser
- L. Mezzalira
- F.C. Miguel
- E. Milgrom
- V. Milutinovic
- J. Molgaard
- H. Moons
- K. A. Murray
- S. Murugesan
- B. Myhrhaug
- F. Naghdy
- Z. Navabi
- R. Negrini
- J.D. Nicoud
- S. Nikkila
- J. Oomen
- B. E. Ossfeldt
- E. M. van der Ouderaa
- H. Painke
- Y. Paker
- M. Papazoglou
- L. M. Patnaik
- R. Patzelt
- A. Pawlak
- B. G. Pederson
- G. Philokyprou
- E. Pissaloux
- V. Piuri
- D. Popovic
- C. A. Prete
- P. Prinetto
- E. von Puttkamer
- S. Raman
- F. Ramming
- R. Raud
- R. Rauscher
- T. Rogeberg
- L. A. Rolim
- Dr Ruland
- H. Rzehak
- T. Saeter
- M. Sami
- M. Sandler
- K. Sapiecha
- T. Schell
- E. Schoitsch
- H. Scholten
- H. Schukat
- H. Schumny
- N.S. Scott
- G. R. Sechi

### Reviewers (contd.)

- M. Seifart
- J. Sosnowski
- **U.** Sparmann
- C. J. van Spronsen
- **U.** Standberg
- R.S. Studdert
- J. Swoboda
- D. Tabak
- M. J. Taylor P. Thevenod-Fosse
- L. R. Thompson
- M. Thor
- J. Tiberghien
- K. Tiensyrja
- J. Tivari
- N. Topham
- J. Tyszer
- T. Ungerer
- F. Vajda
- A. Valmari
- M. van Viegen
- T. Vamos
- P. Verbaeten
- M. Verrall
- .H. T. Vierhaus
- S. Vincze
- F. Wagner
- K. Waldschmidt
- J. Wilmink
- D. R. Wilson
- J. R. Wilson
- F. Winkelhage
- S. C. Winter
- H. Zedan
- E.L. Zpata

#### Session Chairpersons

John Billingsley Rudiger Brause

Cesario Cianci Mario dal Cin

**Hubert Decuypere** 

Jozef de Man

Fausto Distante

Reiner Hartenstein

Jukka Karjalainen

Lorenzo Mezzalira

John Mølgaard

Roberto Negrini

Helmut Painke

Mike Papazoglou

Paolo Prinetto

Lutz Richter Harald Schumny

Malcolm Taylor

Daniel Tabak

Jacques Tiberghien

Cees van Spronsen

Ferenc Vaida

Jan Wilmink Friedrich Winkelhage

Stephen Winter

# **TABLE OF CONTENTS**

CHA.	IRMAN'S INTRODUCTION	vi
PRO	GRAMME CHAIRMAN'S INTRODUCTION	iz
PRO	GRAMME COMMITTEE	x
REV	IEWERS	x
SESS	SION CHAIRPERSONS	xii
K1:	OPENING AND KEYNOTE SESSION	1
	Oberon: A system for workstations Niklaus Wirth	3
K2:	KEYNOTE SESSION	9
	Communications strategies in international banking Hubert Huschke	11
к3:	KEYNOTE SESSION	15
	Microprogramming, microprocessing and supercomputing Joseph A. Fisher	17
A1:	MICROELECTRONICS: The VLSI-/370 Microprocessor I	21
	VLSI-/370 microprocessor overview H. Painke	23
	VLSI-/370 microprocessor chip technology H. Schettler	29
	The logic design language and verification environment for the VLSI-/370	
	W. Roesner	35
	Logic synthesis in the design of the VLSI-/370 microprocessor B. Kick	43
A2:	SOFTWARE ENGINEERING: System Aspects	49
	Automated code generation of embedded real-time systems A. Auer, P. Kemppainen, A. Okkonen and V. Seppänen	51
	Two language levels for system programming M. Ancona, A. Clematis and V. Gianuzzi	57
	Behavioral testing of multilevel system software F. Distante and D. Sciuto	63

A3:	PARALLEL PROCESSING: Operating Systems and Environments I	71
	Practical multiprocessor and realtime programming in the Fifth programming environment F. Mayer-Lindenberg	73
	Structure of a parallelizing compiler for the B-HIVE multicomputer D.P. Agrawal, J. Mauney and L. Taylor Simpson	79
	LINDA: An allocator for embedded multiprocessor systems M. Ancona, T. Bottino, A. Clematis, G. Dodero, V. Gianuzzi, L. Pareto, M. Pronzato and A. Repetti	85
A4:	PARALLEL PROCESSING: Networks	93
	Use of local-area networks as alternating sequential-parallel systems Y. Wallach and E. Yaprak	95
	Specific data structure intended for the implementation of high level ISO standards: Associated algorithms and dedicated hardware M. Dang, C. Diot, I. Sabouni and L. Sponga	103
	Automatic protocol generation based on X.409 specifications P.M.J. Hellemans and H.J.M. Decuypere	111
A5:	SHORT NOTES I	121
в1:	MICROELECTRONICS: The VLSI-/370 Microprocessor II	123
	Timing verification for the VLSI-/370 microprocessor S. Heinkele	125
	Hierarchical physical design system for VLSI-/370 microprocessor U. Schulz	131
	Verification of the VLSI-/370 microprocessor H. Gerst	137
B2:	SOFTWARE ENGINEERING: Environments	147
	An animated simulation environment for microprocessors E. Dirkx and J. Tiberghien	149
	Menu and graphic driven human interfaces for high level debuggers T. Bemmerl, N. Erl and O. Hansen	153
	PCTE - The kernel of software engineering environments M. Verrall	161
33:	PARALLEL PROCESSING: Operating Systems and Environments II	167
	Issues in the design and implementation of a distributed operating system for a network of transputers K.A. Murray and A.J. Wellings	169
	Software development in server-oriented systems: The HERMIX approach H. Moons and P. Verbaeten	179
	Design of the HERMIX distributed operating system: Structural aspects Y. Berbers and P. Verbaeten	187

### Table of Contents

в4:	PARALLEL PROCESSING: Simulation	195
	SARA: A processor interconnection performance analysis tool P. Navaux, P. Fernandes and M. Tazza	197
	Protocol description and simulation in the OCCAM programming language G. Van der Jeugt, E. Dirkx and J. Tiberghien	205
в5:	SHORT NOTES II	209
C1:	MICROELECTRONICS: Specification & Verification	211
	A behavioural simulator and its use for the validation of hypercube	
	architectures F. Curatelli, G.M. Bisio, G. Borghero and E. Di Zitti	213
	A language environment for ASIC design R. Raud	219
	Designing digital systems with a function language J.A. De Man	227
	CMOS fault modeling, test generation and design for testability C. Matthäus, B. Krüger-Sprengel, C. Glowacz, U. Hübner and H.T. Vierhaus	233
C2:	SOFTWARE ENGINEERING: Object-Oriented Approach	239
	DEOS - A dynamically extendible object-oriented system S.T. Krolak and V. Antipa	241
	Enhancing intermodel transformations in a distributed object oriented database system  L. Marinos and M.P. Papazoglou	249
	Concurrent, object-oriented program design in real-time systems K.W. Plessmann and L. Tassakos	257
	Petri net semantics of Smalltalk-80 D.N. Christodoulakis	267
C3:	PARALLEL PROCESSING: Transputers I	273
	Transputer network with flexible topology P. Knoppers, A.J. van de Goor, O.M. Gunhildsbu and P. Stravers	275
	Performance studies of multi-transputer architectures with static and dynamic links P.K. Das and D.Q.M. Fay	281
	A multi-transputer-net as a hardware simulation environment W. Hahn, H. Anger, A. Hagerer and B. Schuster	291
	A transputer-based accelerator for multilevel digital simulation F.J. Rammig, M. Schrewe and G. Vorloeper	299
C4:	APPLICATIONS: Image and Speech Processing	307
	A computer architecture for real time image processing using VLSI A.D. Houghton and N.L. Seed	309

# Table of Contents

	Implementation of an intelligent SAR image registration system P. Fernin, S.C. Winter, D.R. Wilson and H. Reignier	315
1	Speech synthesis system with unlimited vocabulary for the Dutch language	
	A.J. van de Goor and G.J. Nanninga	325
C5:	SHORT NOTES III	335
D1:	MICROELECTRONICS: VLSI Design Tools I	337
	Logic Synthesis with constraints A. Fox, C.T. Spracklen and C.P. Jolly	339
	Let's design asynchronous VLSI systems Z. Peng	347
	Evaluation of complexity for different layouts of butterfly networks A. Antola	353
D2:	SOFTWARE ENGINEERING: Formal Methods I	361
	CADL - a formal description language for parallel computer	
	architectures I. Eichenseher, T. Ungerer and E. Zehender	363
	Formal specification and verification of microprocessor systems J.J. Joyce	371
	Design of real-time systems - A method and a tool B.G. Pedersen	379
D3:	PARALLEL PROCESSING: Transputers II	387
	The implementation of a functional machine on a transputer network O. Boudillet, S.C. Winter and D.R. Wilson	389
	Simple transformation rules in the application of transputers to the physiological processing of speech K. Adamson, G. Donnan and N.D. Black	397
	Transputer based implementations of the Hough transform for computer	
	vision M.B. Sandler and S. Eghtesadi	403
D4:	APPLICATIONS: Sensors and Robotics	409
	A rotating laser range finder and attached data interpretation for use in an autonomous mobile robot R. Hinkel, T. Knieriemen and E. von Puttkamer	411
		411
	Stochastic force sensing application in robotics B.L. Luk, F. Naghdy and J. Billingsley	419
	A model based recognition system for tactile data H. Guiheux, C. Mardapittas, D.R. Wilson and S.C. Winter	425
D5:	COMPUTER MUSIC I	433
	Music processing at L.I.M.	
	G. Haus	435

Using a micro to automate data acquisition in music publishing

A.T. Clarke, B.M. Brown and M.P. Thorne

549

	P.J. Comerford and B.M. Eaglestone	555
F1:	MICROELECTRONICS: Processor Architecture I	563
	A mechanism for reducing the cost of branches in RISC architectures A. González, J.M. Llabería and J. Cortadella	565
	Designing a branch target buffer for executing branches with zero time cost in a RISC processor J. Cortadella and T. Jové	573
	The architecture of RIG: a RISC for image generation in a multi-microprocessor environment M.L. Anido, D.J. Allerton and E.J. Zaluska	581
,	BRISC: a RISC biprocessor architecture dedicated to power applications A. Dumont, E. Gilson and C. Trullemans	589
F2:	PARALLEL PROCESSING: Function-directed and Neural Architectures Chairman: Rüdiger Brause	597
	DDC: Delta Driven Computer, and uSyC: Microprogrammable Symbolic Coprocessor R. Gonzalez-Rubio and M. Couprie	599
	Parallel backtracking Prolog engine M. De Blasi, A. Gentile, G. Lopez and A. Franco	607
	A controlled reduction model of functional programs on a distributed associative network  N. Devesa, G. Goncalves, MP. Lecouffe and B. Toursel	613
	Parallel neural network simulation using sparse matrix techniques J. Cook and J. Gilbert	621
F3:	PARALLEL PROCESSING: Array Processors I	627
	Fault-tolerant hexagonal arithmetic array processors V. Piuri	629
	Design and implementation of a VLSI serial multiplier for fixed point numbers with self-checking capability L. Breveglieri	637
	A VLSI systolic architecture for fuzzy clustering E.L. Zapata, R. Doallo, F.F. Rivera and M.A. Ismail	647
	High speed data searching with a processor array S.F. Reddaway and R.M.R. Page	655
F4:	APPLICATIONS: Real Time Systems	661
	Declarative programming of the embedded control systems based on or-ed dataflow operational principle H. Kurmann, B. Lent and R. Marti	663
	A multiprocessor architecture for robot arm control A. Katbab	673
	An application of Petri-nets in the control system of the FTC M. Jocković	681

# Table of Contents

	Parallel administration of events in real-time systems W.A. Halang	687
G1:	MICROELECTRONICS: Processor Architectures II	693
	Issues in CPU-coprocessor communication and synchronization V.G. Oklobdzija	695
	A language coprocessor as an HLL directed architecture E.H. Debaere	701
	Integrating an on-chip MMU into a highly pipelined architecture E.J. Cohen, R.A. Marko and J. Levy	709
G2:	PARALLEL PROCESSING: Fault Tolerance I	715
	Design of a bus-monitor for real-time applications N. Kanopoulos and P. Marinos	717
	Diagnosability of system faults with propagation under asymmetric invalidation ${\tt K.\ Huang}$	723
	Multiple fault diagnosis for interconnection networks for distributed systems	731
G3:	J. Tyszer  PARALLEL PROCESSING: Array Processors II	735
	A VLSI implementation of polymorphic-torus architecture M. Maresca and H. Li	737
	A vectorized superminicomputer: VAX-11/780 with vector processing J. Shi-Yao, Z. Shuan and Y. Shi-Sheng	743
	An associative string processor architecture for parallel processing applications A. Krikelis and R.M. Lea	747
G4:	APPLICATIONS: Education I	755
	OCCAM - The language for educating future parallel programmes? A. Chalmers	757
	A software training environment for electronic engineers using UNIX, Modula-2 and a local area network M. Collier	761
	Closing the semantic gap P. Loewenstein and A. Fox	767
н1:	MICROELECTRONICS: Fault Tolerance and Reliability	773
	Transient fault recovery assessment in 8 and 16 bit microprocessor based controllers in embedded systems G.A.S. Wingate and C. Preece	775
	Concurrent checking of program flow using single-chip microcomputers J. Sosnowski	783