
Digital Hardware Testing:

Transistor-Level Fault Modeling and Testing



Rochit Rajsuman

Digital Hardware Testing: Transistor-Level Fault Modeling and Testing

Rochit Rajsuman



Artech House Boston • London

Library of Congress Cataloging-in-Publication Data

Rajsuman, Rochit.

Digital hardware testing: transistor-level fault modeling and testing / Rochit Rajsuman.

p. cm.

Includes bibliographical references and index.

ISBN 0-89006-580-2

1. Electronic digital computers--Circuits--Testing--Data processing. 2. Integrated circuits--Very large scale--Testing--Data

processing. 3. Fault-tolerant computing. I. Title.

TK7888.4.R35 1992

92-8800

621.39'5'0287--dc20

CIP

British Library Cataloguing in Publication Data

Rajsuman, Rochit

Digital Hardware Testing: Transistor-level Fault Modeling and Testing I. Title 621.3815

ISBN 0-89006-580-2

© 1992 ARTECH HOUSE, INC. 685 Canton Street Norwood, MA 02062

All rights reserved. Printed and bound in the United States of America. No part of this book may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying, recording, or by any information storage and retrieval system, without permission in writing from the publsiher.

International Standard Book Number: 0-89006-580-2 Library of Congress Catalog Card Number: 92-7350

10 9 8 7 6 5 4 3 2 1

Digital Hardware Testing: Transistor-Level Fault Modeling and Testing

For a complete listing of the Artech House Telecommunciations Library, turn to the back of this book

试读结束: 需要全本请在线购买: www.ertongbook.com

This book is dedicated to scientists, engineers, and anyone else who seeks knowledge and keeps politics out of that search.

Preface

Generally, one hears that writing a book is an extremely difficult job. Popular belief is that many, many long hours and weekends are needed to finish a book in a timely fashion. Somehow, I was dubious and now I am glad that I did not believe it. I have seen many friends who did not initiate a book writing project because of this belief and sometimes because of a little discouragement from an "old pro." Also, by saying a job is extremely difficult, one may get a little extra credit and respect from the community. There is probably no harm in that (I would like to do so!), as long as first-time writers do not become discouraged. So, I have decided to tell of the actual effort in writing this book.

During my PhD studies, I found some myths regarding certain concepts related to VLSI testing. The idea of writing a book developed during a walk around Case Western Reserve University (CWRU) campus on a summer afternoon in 1990. Because of another research project, I could not do anything during the summer. In the fall, I prepared a proposal and started talking to the publishers.

From the start, I tried to measure the time and effort, but I cannot assign a number to the time spent during my PhD work, where I became acquainted with various topics related to VLSI testing. At that time, I read almost all the papers from the major conferences and journals (the list is given in Appendix B). So, when I prepared the proposal, I had a clear-cut idea about what to write and in how much depth. In the proposal, I also sorted out the sequence of topics and prepared three sample chapters for the publisher. These sample chapters were prepared in a very rough form, intentionally, so that I would receive a critical review. I estimate the total time for proposal and sample chapters as about two months, while performing all my other duties as normal. One may consider that as a full-time job for a month.

The review of the proposal and sample chapters took much more time than the writing itself. For about six months, I sat and waited. The reviews from one publisher were a little surprising and much more negative than I had anticipated. The reviewer firmly believed that a comprehensive book covering most of the topics could not be written in six months. The publisher was still willing to take a chance, but, due to some other logistical problems, that deal did not go through. When I was looking for a publisher, I accidentally came across the Artech House, Inc. The Artech House staff treated me in such a wonderful manner that I immediately dropped correspondence with everyone else. This whole process took about six months. During this period, there was no work except for some phone calls or filling out a few requisition forms.

The actual writing did not start until June 1991. Before the summer ended, I had reworked the original sample chapters and written two more chapters. In August, when classes started, I scheduled my time to avoid any conflict. I made a policy to work only during regular working hours. I also kept my door open to the students and allowed them to stop by at any time to discuss anything from VLSI to UFOs. This open door policy spoiled the students, but at the time it gave me a break from the work. With all this and my normal duties (although, I could not publish the usual number of papers during this period), I had no problem whatsoever in finishing the whole manuscript by mid-December.

Based on this experience, my advice to anybody considering writing a book is that it does not matter if you are not very serious at this time; prepare an outline of the contents and contact a publisher. The scientific community needs good books. Being in academics, I know; I need good books. Pay no attention if someone says that it is a difficult job and you might exhaust yourself.

Having related this story, let me explain the organization and contents of the book. The first four chapters are devoted to the fault models and complexity of the testing problem. The reason for devoting four chapters to this topic is that it is poorly described in existing books. The complexity and testability analysis are needed in the beginning, but it has been given no consideration in the existing literature. Similarly, the bridging faults and open faults are the most important failure modes, but none of the books covers them. Thus, I was essentially forced to write separate chapters on these topics.

The second part of this book, Chapters 5 and 6, are devoted to the testing of combinational circuits. Chapter 5 includes a general test method applicable to random logic and Chapter 6 includes the testing of PLAs. Although a PLA also may implement a finite state machine, Chapter 6 is restricted to combinational testing. In these chapters, I also tried to include topics that are not covered in other books (i.e., algorithm FAN, switch level test generation, and the testing of EEPLAs).

Chapters 7 to 10 can be considered as the third part of this book, which is devoted to the testing of all types of sequential circuits, with or without extra hardware. Whereas memory testing is one of the most important topics, it is somehow left out of most books. To compensate for this deficiency, Chapter 7 is devoted to memory testing. Similar reasons apply to Chapters 8 and 9. All existing books

include no more than one subsection (describing the checking experiment) on the testing of sequential circuits, while microprocessor testing is virtually ignored. To fill this gap, Chapter 8 is devoted to the testing of sequential circuits and Chapter 9 to the microprocessor testing. Chapter 10 includes the design for testability and built-in self-test methods. This chapter describes all the major testing techniques that use extra hardware. It may appear to be a concise chapter, but it indeed provides complete information.

Chapter 11 covers a new topic, IDDQ or current testing. Apart from brief mention, this topic has not even been referred to in any other book. Chapter 12 covers special test methods related to reliability. These test methods have been used in the industry for a long time. No shipment is made without completing reliability testing, but no book even mentions this topic.

I have tried to capture the basic knowledge in the area of IC testing and include all the major techniques. One topic that I could not include is testing for timing or delay faults. The delay fault model is included in Chapter 2, and Appendix B lists a few basic papers on this topic. One may also find that in some places I have not mentioned a program or the implementation of a particular algorithm. Sometimes, this was intentional, but otherwise due to limited space. However, I tried not to neglect the basic algorithm. I hope readers will be satisfied and able to find most of the concepts in these pages.

ACKNOWLEDGEMENTS

There are many people to whom I should express my thanks. First of all, I wish to acknowledge the Artech House staff members for the wonderful treatment that I have received. Special thanks are due to Pamela Ahl, Mark Walsh, and a former staff member, Rebecca Warren. I am also thankful to the Artech's reviewers as well as to other publishers whom I contacted. Reviewers' comments were very useful and they also identified some typographical errors. I also want to acknowledge Dhiraj Pradhan, Parag Lala, Warren Debanny, Sreejit Chakravarty, Yashwant Malaiya, Daniel Graham, Kedong Chao, and Bidyut Gupta for reviewing parts of the manuscript at my request. Their comments and suggestions were invaluable. I am also thankful to my co-authors Kamal Rajkanan and Sandeep Gupta for providing excellent contributions in a timely fashion. My thanks also go to Tushar Gheewala and Susheel Chandra for providing some material included in this book. I am also indebted to the IEEE Press for permission to use numerous diagrams. In the beginning of the project, some colleagues were a little reserved. I am really thankful to them because that greatly motivated me. Last, but not least, I am thankful to some of my graduate students, who, from time to time, pointed out some typographical errors.

The Artech House Telecommunications Library

Vinton G. Cerf, Series Editor

Advances in Computer Communications and Networking, Wesley W. Chu, ed.

Advances in Computer Systems Security, Rein Turn, ed.

Analysis and Synthesis of Logic Systems, Daniel Mange

A Bibliography of Telecommunications and Socio-Economic Development, Heather E. Hudson

Codes for Error Control and Synchronization, Djimitri Wiggert

Communication Satellites in the Geostationary Orbit, Donald M. Jansky and Michel C. Jeruchim

Communications Directory, Manus Egan, ed.

The Complete Guide to Buying a Telephone System, Paul Daubitz

Current Advances in LANs, MANs, and ISDN, B.G. Kim, ed.

Design and Prospects for the ISDN, G. Dicenet

Digital Cellular Radio, George Calhoun

Digital Hardware Testing: Transistor-Level Fault Modeling and Testing, Rochit Rajsuman, ed.

Digital Signal Processing, Murat Kunt

Digital Switching Control Architectures, Giuseppe Fantauzzi

Digital Transmission Design and Jitter Analysis, Yoshitaka Takasaki

Distributed Processing Systems, Volume I, Wesley W. Chu, ed.

Disaster Recovery Planning for Telecommunications, Leo A. Wrobel

E-Mail, Stephen A. Caswell

Expert Systems Applications in Integrated Network Management, E.C. Ericson, L.T. Ericson, and D. Minoli, eds.

FAX: Digital Facsimile Technology and Applications, Second Edition, Dennis Bodson, Kenneth McConnell, and Richard Schaphorst

Fiber Network Service Survivability, Tsong-Ho Wu

Fiber Optics and CATV Business Strategy, Robert K. Yates et al.

A Guide to Fractional T1, J.E. Trulove

Handbook of Satellite Telecommunications and Broadcasting, L.Ya. Kantor, ed.

Implementing X.400 and X.500: The PP and QUIPU Systems, Steve Kille

Information Superhighways: The Economics of Advanced Public Communication Networks, Bruce Egan

Integrated Broadband Networks, Amit Bhargava

Integrated Services Digital Networks, Anthony M. Rutkowski

International Telecommunications Management, Bruce R. Elbert

International Telecommunication Standards Organizations, Andrew Macpherson

Internetworking LANs: Operation, Design, and Management, Robert Davidson and Nathan Muller

Introduction to Satellite Communication, Burce R. Elbert

Introduction to Telecommunication Electronics, A. Michael Noll

Introduction to Telephones and Telephone Systems, Second Edition, A. Michael Noll

The ITU in a Changing World, George A. Codding, Jr. and Anthony M. Rutkowski

Jitter in Digital Transmission Systems, Patrick R. Trischitta and Eve L. Varma

LAN/WAN Optimization Techniques, Harrell Van Norman

LANs to WANs: Network Management in the 1990s, Nathan J. Muller and Robert P. Davidson

The Law and Regulation of International Space Communication, Harold M. White, Jr. and Rita Lauria White

Long Distance Services: A Buyer's Guide, Daniel D. Briere

Mathematical Methods of Information Transmission, K. Arbenz and J.C. Martin

Measurement of Optical Fibers and Devices, G. Cancellieri and U. Ravaioli

Meteor Burst Communication, Jacob Z. Schanker

Minimum Risk Strategy for Acquiring Communications Equipment and Services, Nathan J. Muller

Mobile Information Systems, John Walker

Networking Strategies for Information Technology, Bruce Elbert

Numerical Analysis of Linear Networks and Systems, Hermann Kremer et al.

Optimization of Digital Transmission Systems, K. Trondle and Gunter Soder

The PP and QUIPU Implementation of X.400 and X.500, Stephen Kille

Packet Switching Evolution from Narrowband to Broadband ISDN, M. Smouts

Principles of Secure Communication Systems, Second Edition, Don J. Torrieri

Principles of Signals and Systems: Deterministic Signals, B. Picinbono

Private Telecommunication Networks, Bruce Elbert

Radiodetermination Satellite Services and Standards, Martin Rothblatt

Residential Fiber Optic Networks: An Engineering and Economic Analysis, David Reed

Setting Global Telecommunication Standards: The Stakes, The Players, and The Process, Gerd Wallenstein

Signal Processing with Lapped Transforms, Henrique S. Malvar

The Telecommunications Deregulation Sourcebook, Stuart N. Brotman, ed.

Television Technology: Fundamentals and Future Prospects, A. Michael Noll

Telecommunications Technology Handbook, Daniel Minoli

Telephone Company and Cable Television Competition, Stuart N. Brotman

Terrestrial Digital Microwave Communciations, Ferdo Ivanek, ed.

Transmission Networking: SONET and the SDH, Mike Sexton and Andy Reid

Transmission Performance of Evolving Telecommunications Networks, John Gruber and Godfrey Williams

Troposcatter Radio Linds, G. Roda

Virtual Networks: A Buyer's Guide, Daniel D. Briere

Voice Processing, Walt Tetschner

Voice Teletraffic System Engineering, James R. Boucher

Wireless Access and the Local Telephone Network, George Calhoun

Contents

Preface	;		xiii		
Chapte	r 1 In	troduction to Digital IC Testing	1		
1.1	· · · · · · · · · · · · · · · · · · ·				
1.2	Testing Problem and Considerations				
1.3	S				
1.4	Estimation of Difficulty in Controllability and Observability				
1.5	Summ	ary	8		
Prob	olems		8		
Refe	erences		8		
Chapte	r 2 Fa	ults in Digital Circuits	9		
	Introd		9		
2.2	General VLSI Fault Models		10		
	2.2.1	Stuck-at Fault Model	10		
	2.2.2	Bridging and Open Fault Model	11		
	2.2.3	Fault Equivalence, Dominance, and Collapsing	13		
	2.2.4	Parametric and Transient Faults	14		
	2.2.5	Delay Fault Models	14		
2.3	Specific Fault Models		15		
	2.3.1	PLA Fault Model	15		
	2.3.2	Memory Fault Model	16		
	2.3.3	Microprocessor Fault Model	17		
2.4	Summ	ary	18		
Prob	olems		18		
Refe	erences		19		
Chapte	r 3 Bi	ridging Faults in Random Logic	21		
3.1 Introduction					
3.2 Characterization of Bridging Faults					

3.3	Bridging within a Logic Element	22	
3.4	Bridging of Logical Nodes without Feedback	25	
3.5	Bridging of Logical Nodes with Feedback	33	
3.6	Bridging in Dynamic Gates	37	
	3.6.1 CMOS Domino Logic	38	
	3.6.2 Cascade Voltage Switch Logic	40	
	3.6.3 Clocked CMOS Logic	40	
3.7	Effect of Substrate Connection	42	
3.8			
Prob	blems	50	
Refe	erences	51	
Chapte	er 4 Open Faults in Random Logic	53	
4.1	Introduction	53	
4.2	Modeling of Open Faults	53	
4.3	Problems in Testing Open Faults	55	
1.5	4.3.1 Test Invalidation by Timing Skews	55	
	4.3.2 Test Invalidation by Charge Distribution	57	
	4.3.3 Test Invalidation Due to Glitches	57	
4.4	Methods to Test Stuck-Open Faults	59	
	4.4.1 Robust Test Sequences	59	
	4.4.2 Testable Designs	60	
4.5	Testability of Dynamic Circuits	67	
4.6	, ,		
Problems		68 68	
	erences	69	
Chapte		71	
5.1	Introduction	71	
5.2	Test Generation at Gate Level	71	
3.2	5.2.1 Boolean Difference Method	72	
	5.2.2 Path Sensitization and D-Algorithm	75	
	5.2.3 Algorithm PODEM	78	
	5.2.4 Algorithm FAN ,	79 79	
5.3	Fault Coverage by a Test	82	
5.5	5.3.1 Critical Path Tracing	83	
	5.3.2 Multiple Faults	87	
5.4	Random Test Generation	89	
5.5		93	
	Fault Simulation	96	
		98	
5.7 Summary Problems			
References		99 99	

Chapte	r 6 Testing of Structured Designs (PLAs)	101		
6.1	Introduction			
6.2	6.2 Structure of a PLA			
6.3	Easily Testable PLA	105		
	6.3.1 PLA Testing with Parity Trees	105		
	6.3.2 Universal Test Set for Easily Testable PLAs	106		
	6.3.3 Variations of Parity-Based Testable Design	109		
6.4	Built-in Self-Test PLA	111		
6.5	Testing of EEPLA			
6.6	Testing for Multiple Faults in PLA			
6.7	Fault Isolation and Reconfiguration			
6.8				
Prob	olems	122		
Refe	erences	122		
Chapte	r 7 Testing of Random Access Memory	123		
7.1	Introduction	123		
7.2	Test Algorithms	123		
	7.2.1 Algorithm GALPAT	124		
	7.2.2 Checker Pattern Test	124		
	7.2.3 Galloping Diagonal/Row/Column Test	125		
	7.2.4 Marching 1/0 Test Algorithm	126		
	7.2.5 Modified Marching 1/0 Test	126		
	7.2.6 Comparison and Modification for Word-Oriented Memory	127		
7.3	Testable Designs	129		
	7.3.1 BIST Memory	130		
	7.3.2 Memory Partitioning Methods	131		
	7.3.3 STD Architecture	134		
7.4	Fault Diagnosis and Reconfiguration	138		
7.5	Advantages and Disadvantages	139		
7.6	Summary	142		
Prob	blems	142		
Refe	erences	143		
Chapte	r 8 Testing of Sequential Circuits	145		
8.1	Introduction	145		
8.2	Testing Problem in Sequential Circuits	145		
8.3	State Table Approach	146		
	8.3.1 Initialization of Sequential Circuits	146		
	8.3.2 State Table Verification	151		
8.4	Gate Level Test Generation Methods	152		
	8.4.1 Sequential Test Generation by Boolean Difference	153		
	8.4.2 Iterative Logic Array Model	155		

	8.4.3	Simulation-Based Test Generation	164		
	8.4.4 Divide and Conquer				
	8.5 Synthesis for Testability				
8.6	Summary				
Prob			172		
Refe	rences		173		
Chapte	r 9 Mic	croprocessor Testing	175 175		
	Introduction				
9.2	Microprocessor Description and Testing		175		
9.3	Instruction Set Verification		176		
		Machine-Level Verification	176		
	9.3.2	Microinstruction-Level Verification	182		
9.4	Bit-Slice	ed Microprocessors	186		
	9.4.1	Testing of One-Bit Slice	187		
	9.4.2	Testing of k-Bit Processor	189		
9.5	Concur	rent Checking	191		
	9.5.1	Error-Detecting Codes	192		
	9.5.2	Check-Point Technique	192		
	9.5.3	Watchdog Processor	194		
9.6	Summa	_	194		
Refe	rences	•	195		
Chapte	r 10 De	esign for Testability	197		
10.1	Introd	uction	197		
10.2	SCAN	Design	197		
		Multiplexed Data Scan Design	198		
		Level Sensitive Scan Design	200		
		Pros and Cons	203		
10.3		SCAN	204		
10.4		lary SCAN	207		
		Basic Concept	207		
		Test Access Port	209		
10.5		Check Design	212		
10.6		n Self-Test	216		
10.7		attern Generators	217		
10.7		Deterministic Test Pattern Generators	217		
		Pseudorandom Test Vectors	217		
		Pseudoexhaustive	222		
10.8		nse Compression for BIST	223		
10.0		Parity Testing	224		
		One-Count Testing	224		
		Syndrome Testing	225		

		226	
		227	
10.9		232	
		232	
		233	
		234	
10.10	,	235	
		236	
Refere	ences	237	
napter	11 Current Testing	239	
11.1	Introduction	239	
11.2 Basic Concept			
11.3	Estimation of Fault-Free Current	244	
	11.3.1 Current Through a Single Gate	244	
	11.3.2 Estimation of Current in a Circuit	247	
11.4	Current Sensing Techniques	249	
	11.4.1 External Current Sensor	249	
	11.4.2 Built-in Current Sensor	252	
11.5	Test Generation for IDDQ Testing	254	
11.6	Summary	257	
Proble	ems	260	
Refere	ences	260	
napter	12 Reliability Testing	263	
12.1	Introduction	263	
12.2		264	
12.3	Reliability and Failure Rate	265	
12.4	Failure Mechanisms	269	
	12.4.1 Chip Related Failures	269	
	12.4.2 Assembly Related Failures	271	
	12.4.3 Operation Induced Failures	273	
		279	
12.5	Reliability Test Methods	281	
12.6	Accelerated Reliability Testing	282	
	12.6.1 Temperature Acceleration	285	
	12.6.2 Current Acceleration	287	
	12.6.3 Voltage Acceleration	288	
	12.6.4 Temperature-Humidity Acceleration	290	
	12.6.5 Vibration and Shock Acceleration	291	
	12.6.6 Temperature, Humidity, and Power Cycling	291	
12.7	Burn-in	292	
12.8	Testing of Application Induced Failures	293	
	10.10 Proble Refere hapter 11.1 11.2 11.3 11.4 11.5 11.6 Proble Refere hapter 12.1 12.2 12.3 12.4	10.8.5 Signature Analysis BIST Test Structures 10.9.1 Built-in Logic Block Observer (BILBO) 10.9.2 Self-Test Using MISRs and Parallel SRSGs (STUMPS) 10.9.3 Circular Self-Test Path 10.10 Summary Problems References napter 11 Current Testing 11.1 Introduction 11.2 Basic Concept 11.3.1 Current Through a Single Gate 11.3.2 Estimation of Fault-Free Current 11.3.1 Current Through a Single Gate 11.3.2 Estimation of Current in a Circuit 11.4 Current Sensing Techniques 11.4.1 External Current Sensor 11.4.2 Built-in Current Sensor 11.4.3 Built-in Current Sensor 11.4.5 Test Generation for IDDQ Testing 11.6 Summary Problems References napter 12 Reliability Testing 12.1 Introduction 12.1 Introduction 12.2 Component Quality and Fault Coverage 12.3 Reliability and Failure Rate 12.4 Failure Mechanisms 12.4.1 Chip Related Failures 12.4.2 Assembly Related Failures 12.4.3 Operation Induced Failures 12.4.4 Application Induced Failures 12.4.5 Reliability Test Methods 12.6 Accelerated Reliability Testing 12.6.1 Temperature Acceleration 12.6.2 Current Acceleration 12.6.3 Voltage Acceleration 12.6.4 Temperature-Humidity Acceleration 12.6.5 Vibration and Shock Acceleration 12.6.6 Temperature, Humidity, and Power Cycling	