



COMMISSION OF THE  
EUROPEAN COMMUNITIES

EUROPEAN  
MATERIALS  
RESEARCH  
SOCIETY

SYMPOSIA PROCEEDINGS 46

# Amorphous Insulating Thin Films II

R.A.B. Devine  
W.L. Warren  
J. Kanicki  
M. Matsumara  
editors



NORTH-HOLLAND

Published by:  
*North-Holland*  
Elsevier Science B.V.  
Sara Burgerhartstraat 25  
P.O. Box 211  
1000 AE Amsterdam  
The Netherlands

ISBN: 0 444 82161 9

Reprinted from:  
JOURNAL OF NON-CRYSTALLINE SOLIDS 187 (1-3)

The manuscripts for the Proceedings were received by the Publisher:  
January – February 1995

© 1995 ELSEVIER SCIENCE B.V. All rights reserved.

No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior written permission of the copyright owner, Elsevier Science B.V. Copyright & Permissions Department, P.O. Box 521, 1000 AM Amsterdam, The Netherlands.

Special regulations for readers in the U.S.A. - This publication has been registered with the Copyright Clearance Center Inc. (CCC), 222 Rosewood Drive, Danvers, MA 01923. Information can be obtained from the CCC about conditions under which photocopies of parts of this publication may be made in the U.S.A. All other copyright questions, including photocopying outside of the U.S.A., should be referred to the copyright owner, Elsevier Science B.V., unless otherwise specified.

No responsibility is assumed by the Publisher for any injury and/or damage to persons or property as a matter of products liability, negligence or otherwise, or from any use or operation of any methods, products, instructions or ideas contained in the material herein.

Printed on acid-free paper.

Printed in The Netherlands

AMORPHOUS INSULATING  
THIN FILMS II

# EUROPEAN MATERIALS RESEARCH SOCIETY SYMPOSIA PROCEEDINGS

- Volume 1: Ceramic Materials Research (ed. R.J. Brook)
- Volume 2: Photon, Beam and Plasma Assisted Processing (eds. I.W. Boyd and E.F. Krimmel)
- Volume 3: Deep Implants (eds. G.G. Bentini, A. Golanski and S. Kalbitzer)
- Volume 4: Metastable Alloys: Preparation and Properties (eds. K. Samwer, M. von Allmen, J. Bøttinger and B. Stritzker)
- Volume 5: Superconducting and Low-Temperature Particle Detectors (eds. G. Waysand and G. Chardin)
- Volumes 6A, 6B: High  $T_c$  Superconductors (eds. P.F. Bongers, C. Schlenker and B. Stritzker)
- Volume 7: Solid State Ionics (eds. M. Balkanski and C. Julien)
- Volume 8: Rare-Earth Permanent Magnets (ed. I.R. Harris)
- Volume 9: Defects in Silicon (eds. C.A.J. Ammerlaan, A. Chantre and P. Wagner)
- Volume 10A, 10B: Silicon Molecular Beam Epitaxy (eds. E. Kasper and E.H.C. Parker)
- Volume 11: Acoustic, Thermal Wave and Optical Characterization of Materials (eds. G.M. Crean, M. Locatelli and J. McGilp)
- Volume 12: Beam Processing and Laser Chemistry (eds. I.W. Boyd and E. Rimini)
- Volume 13: Interfaces in Biomaterials Sciences (eds. D. Muster and G. Hastings)
- Volume 14A, 14B: High  $T_c$  Superconductor Materials (eds. H.-U. Habermeier, E. Kaldis and J. Schoenes)
- Volume 15: Metal Matrix Composites (eds. G. Chadwick and L. Froyen)
- Volume 16: Magnetic Thin Films, Multilayers and Superlattices (eds. A. Fert, G. Güntherodt, B. Heinrich, E.E. Marinero and M. Maurer)
- Volume 17: Metallurgical Coatings and Materials Surface Modifications (eds. H. Hintermann and J. Spitz)
- Volume 18: Surface Processing and Laser Assisted Chemistry (eds. I.W. Boyd, E. Fogarassy and M. Stuke)
- Volume 19: Materials for Optoelectronic Devices, OEICs and Photonics (eds. H. Schlöterer, M. Quillec, P.D. Greene and M. Bertolotti)
- Volume 20: SiC, Natural and Synthetic Diamond and Related Materials (eds. A.A. Gippius, R. Helbig and J.P.F. Sellschop)
- Volume 21: Analytical Techniques for the Characterization of Compound Semiconductors (eds. G. Bastard and H. Oppolzer)
- Volume 22: Micronic Integrated Sensors (ed. J.L. Robert)
- Volume 23: High Energy and High Dose Ion Implantation (eds. S.U. Campisano, J. Gyulai, P.L.F. Hemment and J.A. Kilner)
- Volume 24: Laser Surface Processing and Characterization (ed. I.W. Boyd)
- Volume 25: Nuclear Methods in Semiconductor Physics (eds. G. Langouche, J.C. Soares and J.P. Stoquert)
- Volume 26: Clays and Hydrosilicate Gels in Nuclear Fields (ed. A. Meunier)
- Volume 27: Chemistry of Cements for Nuclear Applications (eds. P. Barret and F.P. Glasser)
- Volume 28: Nuclear Materials for Fission Reactors (eds. H.J. Matzke and G. Schumacher)
- Volume 29: Modifications Induced by Irradiation in Glasses (ed. P. Mazzoldi)
- Volume 30: Polyconjugated Materials (ed. G. Zerbi)
- Volume 31: SiGe Based Technologies (eds. E. Kaspar, Y. Shiraki and T.P. Pearsall)
- Volume 32: Materials Surface Processing (eds. M. Stuke, E.E. Marinero and I. Nishiyama)
- Volume 33: Chemistry for Electronic Materials (eds. Y. Pauleau, G. Wahl, K.F. Jensen and T. Hirai)
- Volume 34: Semiconductor Materials Analysis and Fabrication Process Control (eds. G. Crean, R. Stuck and J. Woollam)
- Volume 35: Synthetic Materials for Non-Linear Optics and Electronics (eds. C. Taliani, Z.V. Vardeny and Y. Maruyama)
- Volume 36: CdTe and Related Cd Rich Alloys (eds. R. Triboulet, W.R. Wilcox and O. Oda)
- Volume 37: Single Chamber Processing (eds. Y.I. Nissim and A. Katz)
- Volume 38: High  $T_c$  Superconductors (eds. J. Dumas, H.W. Neumüller, H.F. Braun, V.P. Seminozhenko and Yu.D. Tretyakov)
- Volume 39: Materials under Extreme Conditions and Nanophase Materials (eds. G. Kostorz, I. Gorynin, V. Trevilov, H.-D. Kunze, B. Günther, B. Skorokhod and V. Troitsky)
- Volume 40: Semiconductor Materials for Optoelectronics and LTMBE Materials (eds. J.P. Hirtz, C. Whitehouse, H.P. Meier, H.J. von Bardeleben and M.O. Manasreh)
- Volume 41: Stimulated Deposition Processes and Materials Aspects of Ion Beam Synthesis (eds. H. Freller, J.M. Martínez-Duart, Y. Pauleau, J. Dieleman, P.L.F. Hemment and J.A. Kilner)
- Volume 42: Integrated Processing for Micro- and Optoelectronics (eds. Y.I. Nissim, A. Katz and G.W. Rubloff)
- Volume 43: Light Emission from Silicon (eds. L.T. Canham, W. Lang and J.C. Vial)
- Volume 44: Advances in Solidification Processes (eds. H. Fredriksson, H. Jones and G. Lesoult)
- Volume 45: Molecular Electronics (eds. Ch. Ziegler, W. Göpel, and G. Zerbi)
- Volume 46: Amorphous Insulating Thin Films II (eds. R.A.B. Devine, W.L. Warren, J. Kanicki and M. Matsumara)
- Volume 47: Photon-Assisted Processing of Surfaces and Thin Films (eds. J. Dieleman, U.K.P. Biermann and P. Hess)
- Volume 48: Photorefractive Materials (eds. G. Roosen, F. Agulló-López and O. Schirmer)
- Volume 49: Organic Materials for Electronics (eds. J.L. Brédas, W.R. Salaneck and G. Wegner)
- Volume 50: High Temperature Electronics (eds. K. Fricke and V. Krozer)
- Volume 51: Porous Silicon and Related Materials (eds. R. Hérino and W. Lang)



ELSEVIER

Journal of Non-Crystalline Solids 187 (1995) vii

---

---

JOURNAL OF  
NON-CRYSTALLINE SOLIDS

---

---

## Preface

The contents of this volume of the Journal of Non-Crystalline Solids contains a large fraction of the papers presented at the symposium 'Amorphous Insulating Thin Films II' which took place in Strasbourg, France from 24 to 27 May 1994. The symposium was organized under the auspices of the European Materials Research Society and was a follow-up to one organized in the USA during the Fall 1992 meeting of the Materials Research Society in Boston. 113 participants were registered for the Strasbourg meeting representing more than 20 different countries from around the world. Presentations at the symposium were divided between oral and poster sessions, and for the first time we introduced the concept of an extended panel session entitled 'Microscopic Characterization of the Si/SiO<sub>2</sub> Interface' during which invited speakers were asked to present different characterization methods. This session was well attended and the organizers would like to sincerely acknowledge the efforts made by Tatsumi Mizutani who set up and steered the session and J.-J. Benattar, W.M. Lau, A. Ishitani, B. Drevillon and A. Crossley who kindly accepted to 'defend their causes'.

Of the 112 papers scheduled for presentation either in the poster or as oral format, 73 originated from University laboratories, 28 from national research laboratories and 11 from industrial laboratories. If these statistics can be generalized, they give a good insight into the trends in materials research and indicate that, increasingly, it is being performed in the academic environment rather than in the industrial sector. Finally, we would like to thank all of the participants who made the effort to come to Strasbourg and who made the symposium the success that it was.

Rod Devine  
Bill Warren  
Jerzy Kanicki  
Masakiyo Matsumura

## Sponsors

This Conference was held under the auspices of  
The Council of Europe  
The European Parliament

It is our pleasure to acknowledge with gratitude the financial assistance provided by

Banque Populaire	(France)
Centre de Recherches Nucléaires	(France)
Centre National de la Recherche Scientifique	(France)
Elsevier Science B.V.	(The Netherlands)
Magasins Printemps, Strasbourg	(France)
Ville de Strasbourg	(France)
Office du Tourisme, Strasbourg	(France)

The Commission of European Communities

The Council of Europe

The European Parliament

and particularly with respect to

*Symposium A:*

L'Air Liquide	(France)
CCE-Euroconferences	
Centre National d'Etudes de Telecommunications (CNET)	(France)
IBM Corporation	(USA)
NEC Corporation	(USA)
US Army European Research Office	(London, UK)



ELSEVIER

Journal of Non-Crystalline Solids 187 (1995) ix–xiv

---

---

JOURNAL OF  
NON-CRYSTALLINE SOLIDS

---

---

## Contents

<i>Preface</i> . . . . .	vii
<i>Sponsors</i> . . . . .	viii
<i>Contents</i> . . . . .	ix

### Section 1. General

Dielectrics in microelectronics – problems and perspectives	
P. Balk . . . . .	1

### Section 2. Silicon dioxide, oxidation and unusual structures

Buried oxides: where we have been and where we are going	
J.-L. Leray . . . . .	10
RTP – temperature monitoring by means of oxidation	
J.-P. Zöllner, V. Cimalla and J. Pezoldt . . . . .	23
Low-temperature voltage enhanced UV-assisted oxidation of silicon	
A. Dolique and A.H. Reader . . . . .	29
Rapid thermal annealing of SiO <sub>2</sub> for VLSI applications	
A. Paskaleva, E. Atanassova and G. Beshkov . . . . .	35
A synchrotron Si2p and As3d core level study of the As-terminated Si(0 0 1) surface oxidation	
C. Poncey, F. Rochet, G. Dufour, H. Roulet, W.N. Rodrigues, M. Sauvage-Simkin, J.C. Boulliard, F. Sirotti and G. Panaccione . . . . .	40
Oxidation of amorphous and crystalline silicon	
A. Szekeres and P. Danesh . . . . .	45

### Section 3. Silicon dioxide, deposition

Fluorinated interlayer dielectric films in ULSI multilevel interconnections	
T. Homma . . . . .	49
Deposition of ultra-thin oxide dielectrics for MOSFETs by a combination of low-temperature plasma-assisted oxidation, and intermediate and high-temperature rapid thermal processing	
G. Lucovsky, V. Misra, S.V. Hattangady, T. Yasuda and J.J. Wortman . . . . .	60
New substances for atomic-layer deposition of silicon dioxide	
S. Morishita, W. Gasser, K. Usami and M. Matsumura . . . . .	66
Dual-mode radio frequency/microwave plasma deposition of amorphous silicon oxide thin films	
R. Etemadi, C. Godet, M. Kildemo, J.E. Bourée, R. Brenot and B. Drévillon . . . . .	70
Hydrogen incorporation in silicon oxide films deposited by ArF laser-induced chemical vapor deposition	
E.G. Parada, P. González, J. Serra, B. León, M. Pérez-Amor, M.F. da Silva, H. Wolters and J.C. Soares . . . . .	75

Effects of plasma treatment on the properties of room-temperature liquid-phase deposited (LPD) oxide films	
C.-F. Yeh and S.-S. Lin . . . . .	81
Oxygen-rich phase segregation in PECVD a-SiO <sub>x</sub> :H semi-insulators	
G. Suchaneck, O. Steinke, B. Alhallani and K. Schade . . . . .	86
<b>Section 4. Silicon dioxide, structure, defects and characterization</b>	
IR study of short-range and local order in SiO <sub>2</sub> and SiO <sub>x</sub> films	
I.P. Lisovskii, V.G. Litovchenko, V.B. Lozinskii, S.I. Frolov, H. Flietner, W. Fussel and E.G. Schmidt . . . . .	91
Comparison of experimental and calculated TO and LO oxygen vibrational modes in thin SiO <sub>2</sub> films	
C. Martinet and R.A.B. Devine . . . . .	96
Structural damage and defects created in SiO <sub>2</sub> films by Ar ion implantation	
B. Garrido, J. Samitier, S. Bota, C. Domínguez, J. Montserrat and J.R. Morante . . . . .	101
Boron diffusion in SiO <sub>2</sub> based dielectric thin layers	
S. Nédélec, D. Mathiot, M. Gauneau and A. Straboni . . . . .	106
Formation of visible photoluminescence bands in Si <sup>+</sup> -implanted silica glasses and thermal oxide films on crystalline Si	
T. Shimizu-Iwayama, K. Fujita, M. Akai, S. Nakao and K. Saitoh . . . . .	112
Parameters controlling the generation of natural intrinsic EX defects in thermal SiO <sub>2</sub> on Si	
A. Stesmans and F. Scheerlinck . . . . .	119
Wavelength resolved thermally stimulated luminescence of SiO <sub>2</sub> films	
M. Martini, F. Meinardi, E. Rosetta, G. Spinolo and A. Vedda . . . . .	124
A novel ellipsometric set up for high precision thin films measurements	
J. Monin, H. Sahsah and O. Brevet-Philibert . . . . .	129
<b>Section 5. Silicon dioxide, defects and degradation</b>	
Effects of iron contamination in silicon on thin oxide breakdown and reliability characteristics	
W.B. Henley, L. Jastrzebski and N.F. Haddad . . . . .	134
Instability of charged defects in electrically stressed metal-tunnel oxide-silicon diodes	
P. Lundgren, M.O. Andersson, K.R. Farmer and O. Engström . . . . .	140
Influence of FN electron injections in dry and dry/wet/dry gate oxides: relation with failure	
E. Ciantar, P. Boivin, M. Burle, C. Niel, J.M. Moragues, B. Sagnes, R. Jerisian and J. Oualid . . . . .	144
Investigation on the interfacial reaction of SiO <sub>2</sub> /Ti <sub>0.1</sub> W <sub>0.9</sub> system	
H.-H. Park, S. Nahm, K.-S. Suh, J.-L. Lee, K.-I. Cho, K.-S. Kim, S.-C. Park, J.-S. Lee and Y.-H. Lee . . . . .	149
Influence of WSi <sub>2</sub> polysilicide gate process on integrity and reliability of gate and tunnel oxides	
J.M. Moragues, B. Sagnes, R. Jerisian, J. Oualid, E. Ciantar, J.L. Liotard and P. Merenda . . . . .	156
Modeling and simulation of homogeneous degradation for N-channel MOSFETS	
I. Limbourg, L. Hardy, M. Jourdain, R. Bouchakour and J.J. Charlot . . . . .	160
<b>Section 6. Silicon dioxide, charge trapping</b>	
Interface traps induced by hole trapping in metal-oxide semiconductor devices	
Y. Roh, L. Trombetta and D.J. DiMaria . . . . .	165
Comparison of X-ray-induced electron and hole trapping in various materials (YSZ, SIMOX, thermal SiO <sub>2</sub> )	
P. Paillet, P. Gonon, C. Schwebel and J.-L. Leray . . . . .	170
Influence of the oxide charge build-up during Fowler–Nordheim stress on the current–voltage characteristics of metal-oxide-semiconductor capacitors	
S. Elrharbi and M. Jourdain . . . . .	175



Comparison of the generated oxide charge by injection of electrons for both polarities A. Meinertzhagen, G. Yard, C. Petit, M. Jourdain, A. El-Hdiy, G. Salace and G. Reimbold . . . . .	181
Field mechanism of defect generation at Si–SiO <sub>2</sub> interface under hot electron injection I.P. Lisovskii, G.P. Romanova and E.G. Schmidt . . . . .	186
Comparison of rapid ramp voltage and tunnelling injection stress experiments for the characterization of thin MOS gate oxides O. Brière, P. Cottin and A. Straboni . . . . .	190
Leakage current reduction due to hot carrier effects in n-channel polycrystalline silicon thin film transistors G. Tallarida, A. Pecora, G. Fortunato, F. Plais, P. Legagneux, T. Kretz and D. Pribat . . . . .	195

## Section 7. Si/SiO<sub>2</sub> interface, characterization and electrical properties

Enhanced MOS 1/f noise due to near-interfacial oxygen deficiency D.M. Fleetwood, W.L. Warren, M.R. Shaneyfelt, R.A.B. Devine and J.H. Scofield . . . . .	199
The microscopic nature of donor-type Si–SiO <sub>2</sub> interface states K.G. Duijff, J.M.M. de Nijs, E. v.d. Drift, V.V. Afanas'ev, E.H.A. Granneman and P. Balk . . . . .	206
Three-level charge pumping study of radiation-induced defects at Si–SiO <sub>2</sub> interface in submicrometer MOS transistors J.-L. Autran, B. Balland and D. Babot . . . . .	211
The no-thermal activation of the defect generation mechanism in a MOS structure A. El-Hdiy, G. Salace, A. Meinertzhagen, M. Jourdain, C. Petit and A. Aassime . . . . .	216
A study comparing measurements of roughness of silicon and SiO <sub>2</sub> surfaces and interfaces using scanning probe microscopy and neutron reflectivity A. Crossley, C.J. Sofield, J.P. Goff, A.C.I. Lake, M.T. Hutchings and A. Menelle . . . . .	221
Characterization of ion-implanted silicon-insulator interfaces by reflected optical second harmonic generation I.V. Kravetsky, L.L. Kulyuk, A.V. Micu, V.I. Tsytanu and I.S. Vieru . . . . .	227

## Section 8. Hydrogen in MOS structures and oxides

Dissociation of H <sub>2</sub> at silicon dangling orbitals in a-SiO <sub>2</sub> : a quantum mechanical treatment of nuclear motion A.H. Edwards . . . . .	232
Atomic hydrogen-induced degradation of thin SiO <sub>2</sub> gate oxides E. Cartier, D.A. Buchanan, J.H. Stathis and D.J. DiMaria . . . . .	244
The role of hydrogen in the action of fluorine in Si/SiO <sub>2</sub> structures V.V. Afanas'ev, J.M.M. de Nijs and P. Balk . . . . .	248
Hydrogen-annealing induced positive charge in buried oxides: correspondence between ESR and C–V results K. Vanheusden, A. Stesmans and V.V. Afanas'ev . . . . .	253
Chemical reactions of hydrogenous species in the Si/SiO <sub>2</sub> system E.H. Poindexter . . . . .	257
Measurement and analysis of hydrogen depth profiles in MOS-structures by using the <sup>15</sup> N nuclear reaction method J. Krauser, F. Wulf and D. Bräunig . . . . .	264
Electrical properties of hydrogen-rich Si/SiO <sub>2</sub> structures P. Danesh and A. Szekeres . . . . .	270
Surface potential dependence of interface state passivation in metal-tunnel oxide–silicon diodes M.O. Andersson, A. Lundgren and P. Lundgren . . . . .	273

## Section 9. Nitrides, structure and defects

Structural and bonding properties of amorphous silicon nitride films S. Hasegawa, T. Inokuma and Y. Kurata . . . . .	278
A comparative study on structural and electronic properties of PECVD a-SiO <sub>x</sub> with a-SiN <sub>x</sub> K. Maeda, N. Sakamoto and I. Umezu . . . . .	287
The effect of hydrogen and temperature on the optical gaps of silicon nitride and comparative stoichiometry studies on SiN thin films J. Petalas, S. Logothetidis, S. Bouladakis and A. Markwitz . . . . .	291
Nature of the Si and N dangling bonds in silicon nitride J. Robertson, W.L. Warren and J. Kanicki. . . . .	297
Morphology of LPCVD Si <sub>3</sub> N <sub>4</sub> films after high temperature treatment and HF etching G. Beshkov, V. Lazarova and D.B. Dimitrov . . . . .	301
Hydrogen content of amorphous PECVD SiN <sub>x</sub> :H films by infrared spectroscopy and hydrogen forward scattering results G. Morello . . . . .	308
Bias stress studies of a-SiN:H/a-Si:H MIS structures from quasistatic capacitance measurements J. Reynaud, J.P. Kleider and D. Mencaraglia . . . . .	313
Selective thermal – as opposed to non-selective plasma – nitridation of Si–Ge related materials examined by in situ photoemission techniques D. Aubel, M. Diani, L. Kubler, J.L. Bischoff and D. Bolmont . . . . .	319

## Section 10. Silicon nitride, deposition

Influence of gas residence time on the deposition of nitrogen-rich amorphous silicon nitride D.T. Murley, R.A.G. Gibson, B. Dunnett, A. Goodyear and I.D. French. . . . .	324
Influence of the deposition parameters on the bonding and optical properties of SiN <sub>x</sub> ECR films S. Garcia, J.M. Martin, I. Martil, M. Fernandez, E. Iborra and G. Gonzalez-Diaz . . . . .	329
Room-temperature deposition of SiN <sub>x</sub> using ECR-PECVD for III/V semiconductor microelectronics in lift-off technique A. Wiersch, C. Heedt, S. Schneiders, R. Tilders, F. Buchali, W. Keubart, W. Prost and F.J. Tegude . . . . .	334
Control of bonded-hydrogen in plasma-deposited silicon nitrides: Combined plasma-assisted deposition and rapid thermal annealing for the formation of device-quality nitride layers for applications in multilayer dielectrics Z. Lu, S.S. He, Y. Ma and G. Lucovsky . . . . .	340
Plasma-enhanced silicon nitride deposition for thin film transistor applications L.J. Quinn, S.J.N. Mitchell, B.M. Armstrong and H.S. Gamble . . . . .	347
Deposition of amorphous silicon nitride thin films by CO <sub>2</sub> laser-induced chemical vapour deposition J. Serra, T. Szörényi, D. Fernández, P. González, E. García, J. Pou, B. León and M. Pérez-Amor . . . . .	353

## Section 11. ONO and nitrided oxides

Structural and electrical properties of thin SiO <sub>2</sub> layers grown by RTP in a mixture of N <sub>2</sub> O and O <sub>2</sub> A.J. Bauer and E.P. Burte . . . . .	361
Damage induced by carrier injection in 8 nm thick oxides and nitrided oxides A. Bravaix, D. Vuillaume, V. Thirion, D. Dorval and A. Straboni . . . . .	365
Characterization of thin nitrided oxide layers using high spatial resolution transmission electron energy loss spectrometry C. Bernardi and C. d'Anterrosches . . . . .	369

A comparison of Si-SiO <sub>2</sub> interface trap properties in thin-film transistors with thermal and plasma nitrided oxides	
J.-L. Autran, C. Plossu, F. Seigneur, B. Balland and A. Straboni . . . . .	374
Structural and optical properties of nitrided silicon oxide layers rapid thermally grown in a pure N <sub>2</sub> O ambient	
E. Hartmannsgruber, U. Rossow, A. Hoyer and P. Lange . . . . .	380

## Section 12. Silicon oxynitride and other dielectrics

Structural identification of point defects in amorphous silicon oxynitrides	
Y. Cros and J. Krautwurm . . . . .	385
Silicon oxynitride study by the tetrahedron model and by spectroscopic ellipsometry	
A. Sassella, P. Lucarno, A. Borghesi, F. Corni, S. Rojas and L. Zanotti . . . . .	395
Effect of process parameters on the properties of electron cyclotron resonance plasma deposited silicon-oxynitride	
P.V. Bulkin, P.L. Swart and B.M. Lacquet . . . . .	403
Electrical properties of Au/Bn/InP MIS diodes	
O. Baehr, M. Barrada, A. Bath, B. Lepley, P. Thévenin and J. Schoonman . . . . .	409
Surface plasmon-induced luminescence: a probe to study electrical aging and dielectric breakdown in polymer-like thin films	
A. Foulani, C. Laurent and P. Canet . . . . .	415
Structure rearrangement and electrochromic properties of amorphous tungsten trioxide films	
I.V. Shivanovskaya . . . . .	420

## Section 13. High $\epsilon$ materials and ferroelectrics

Low pressure chemical vapour deposition of tantalum pentoxide thin layers	
E.P. Burte and N. Rausch . . . . .	425
Investigation of the film growth of a new titanium precursor for MOCVD	
F.-R. Lang, E.C. Plappert, K.-H. Dahmen, R. Hauert, P. Nebiker and M. Döbeli . . . . .	430
Low temperature deposition of gallium phosphate amorphous dielectric thin films by aerosol CVD	
F. Tourtin, S. Daviero, A. Ibanez, A. Haidoux, C. Avinens and E. Philippet . . . . .	435
Fabrication, characterization and electro-optic performances of proton-implanted waveguides in LiNbO <sub>3</sub>	
A. Boudrioua, P. Moretti and J.C. Loulergue . . . . .	443
Photo-assisted switching and trapping in BaTiO <sub>3</sub> and Pb(Zr, Ti)O <sub>3</sub> ferroelectrics	
W.L. Warren and D. Dimos . . . . .	448
Optical properties of sol-gel derived ferroelectric films	
M. Bertolotti, S. Mura, E. Pennella, F. Senesi, C. Sibilia, A. Montenero, G. Gnappi and S. Pigoni . . .	453

## Section 14. Optical applications

Chemical interaction in ion-implanted amorphous SiO <sub>2</sub> and application to formation and modification of nanosize colloid particles	
H. Hosono . . . . .	457
Light-assisted deposition of silicon-based dielectrics for optical interconnection in optoelectronics	
A. Sayah and Y.I. Nissim . . . . .	473
PECVD a-SiN <sub>x</sub> :H films for dielectric insulation in buried ridge structure Fabry-Perot and distributed feedback laser devices	
R. Audino, F. Cannistraci, G. Morello and P. Valenti . . . . .	477
Properties and applications of electron cyclotron plasma deposited SiO <sub>x</sub> N <sub>y</sub> films with graded refractive index profiles	
P.V. Bulkin, P.L. Swart and B.M. Lacquet . . . . .	484

Light-modulated carrier injection across the interface between transparent conducting oxide ( $n^+$ -SnO <sub>2</sub> ) and semi-insulating amorphous silicon-carbide R. Vincenzoni, M.C. Rossi, G. Leo and F. Galluzzi . . . . .	489
Thermo-optic mode extinction modulation in polymeric waveguide structures F.R. Akkari, K.H. Cazzini and W. Blau . . . . .	494
Author index . . . . .	499
Subject index . . . . .	505



ELSEVIER

Journal of Non-Crystalline Solids 187 (1995) 1–9

JOURNAL OF  
NON-CRYSTALLINE SOLIDS

## Section 1. General

# Dielectrics in microelectronics – problems and perspectives

P. Balk\*

*DIMES, Delft University of Technology, P.O. Box 5053, 2600 GB Delft, The Netherlands*

---

### Abstract

This review is focussed on the most demanding application of dielectrics in microelectronics, namely that in field effect technology. It is shown that the requirements of this technology can only be met in silicon devices; the developments over the past 30 years indicate that there is no reliable replacement for Si–SiO<sub>2</sub> in the gate system. However, for DRAM capacitors the use of alternative dielectrics with higher dielectric constant and of ferroelectrics turns out to be unavoidable but also manageable. The limitations of other semiconductor systems with regards to dielectrics are briefly reviewed.

---

### 1. Introduction

Dielectrics fulfill a number of essential functions in the fabrication and operation of semiconductor devices and integrated circuits. The chemical characteristics of these materials are generally decisive when employing them as masks in classical diffusion processes or to define areas of localized growth and when using them as capping layers to prevent loss of material when thermally activating implants. Critical applications are certainly those where a particular dielectric is selected because of its effect on the electrical characteristics of devices and circuits. Typical examples are the application as an insulator between conductors or as a material to passivate the surface of the semiconductor. Particularly demanding are functions as capacitor dielectric or as gate dielectric in the insulated gate field effect device technology. For the gate applica-

tion the stability of device threshold and transconductance is the prime requirement. On the other hand, the capacitor application demands high storage capacity at very low charge leakage.

For most semiconductors these requirements, particularly for field effect device and capacitor application, are hard to fulfill. A favorable situation in silicon technology, which is related to the properties of thermally grown SiO<sub>2</sub>, is the exception rather than the rule. By the same token, this feature of the Si–SiO<sub>2</sub> system is the reason for its dominance in the field of microelectronics. A discussion of the requirements of device applications and their fulfillment in Si technology using SiO<sub>2</sub> and, when necessary, also alternative dielectrics will therefore constitute the main theme of this review.

### 2. Requirements on dielectrics in field effect technology

It is essential for the design and operation of metal-oxide-silicon field effect transistor (MOS-FET) circuits to have devices with controlled

---

\* Corresponding author. Tel: +31-15 78 4963. Telefax: +31-15 62 2163.

characteristics. In practice this means a well-defined threshold and transconductance obtained by having a minimum amount of charge trapped in the gate dielectric and a minimum density of traps at the semiconductor–dielectric interface. Moreover, these characteristics should not change with time. Injection of carriers into the dielectric will lead to charge capture and generation of new bulk and interface traps, and thus to changes in the device characteristics. This implies that the barrier against injection of carriers into the insulator should be high, which is generally the case for high band gap dielectrics. Moreover, the efficiency for generating bulk and interface states should be as low as possible [1, 2].

In dynamic random access memories (DRAMs) the basic cell consists of a MOSFET in series with a capacitor. In the two logical states of the cell the capacitor is either charged or free of charge. Since the capacitor does not have a channel like the MOSFET, the electrical properties of the interface are not critical. In fact, metal electrodes may be inserted between semiconductor and dielectric. However, the memory only functions if at least a minimum amount of charge is stored, which defines a lower limit of the capacitance of the device [3]. In the ultra large scale integration (ULSI) technology this can be realized by extending the capacitor area in the third dimension (employing trenches, stacked folded layers or structured surfaces) or by using high dielectric constant materials. In addition, to limit the number of refresh operations, there is a minimum acceptable amount of charge loss by leakage ( $10^{-7}$ – $10^{-8}$  A cm $^{-2}$ ).

In contrast to the DRAM technology, where the information is lost when the supply voltage is switched off, non-volatile memories maintain the information independent of such interruptions. In this case the cell consists of one single field effect transistor with two logical states corresponding to two threshold values. One of these threshold values is that for the charge-free gate insulator system, the second is that for the charged gate insulator system.

Two different approaches are being used for charge storage. In the first the charge is stored in the dielectric itself, which therefore should have a large trapping state density. The dielectric mostly used for storage is Si $_3$ N $_4$ , with a very thin barrier of SiO $_2$  on the channel side to improve the interfacial

properties and increase the storage time. In the second approach an electrically floating poly-Si electrode is used for storage; it is insulated from the channel and the control gate by SiO $_2$  films. Charging and discharging take place by means of tunnel injection of carriers or by hot carrier injection. It should be noted that these are the very processes which one tries to avoid in the operation of standard MOSFETs since they lead to permanent changes in the device characteristics. Such degeneration phenomena limit the number of feasible charge-discharge operations to around  $10^5$  for floating gate structures (FLOTOX: floating gate tunnel oxide memory), to over  $10^7$  for storage in a nitride film with an additional SiO $_2$  layer on the gate electrode side to improve charge retention (SONOS: poly-Si gate/oxide/nitride/oxide/semiconductor memory) [4].

### 3. Dielectrics in the classical MOSFET technology

It has been known for many years that SiO $_2$  obtained by thermal oxidation of Si in an O $_2$  or H $_2$ O atmosphere is a nearly ideal insulator and exhibits an excellent ‘fit’ to the semiconductor substrate. The Si–SiO $_2$  system provides high temperature diffusion masking, constitutes a passivated semiconductor surface and, above all, is the basis of the MOSFET technology. Since its inception in the early sixties this technology has developed rapidly. Originally the interest was mainly focussed on the macroscopic material properties of the insulator. The question of the atomic structure of electrically active defects in Si–SiO $_2$  became a major topic in the seventies. At the present time most of these developments are textbook material [5, 6].

The most striking features of the Si–SiO $_2$  system are the following: high temperature annealing in neutral ambients after oxidation suffices to lower the oxide charge to less than  $10^{11}$  electron charges per cm $^2$ . A low temperature post-metallization anneal in the presence of an Al gate electrode reduces the density of interface states below  $10^{10}$  cm $^{-2}$ . The combination of these annealing steps produces a well-defined threshold voltage and a high transconductance in MOSFETs. These features are both essential for the operation of integrated circuits.

The main reliability problems related to the gate dielectric in early MOSFETs were low field breakdown and electrical shorts, caused by extended defects in the film or by contaminants, particularly  $\text{Na}^+$  ions.  $\text{Na}^+$  ions also affect the threshold voltage. The introduction of clean processing and the insertion of a barrier layer on the gate side of the oxide effectively solved these problems. Low phosphorus concentration phosphosilicate glass (PSG), chemically vapor deposited (CVD)  $\text{Si}_3\text{N}_4$  and CVD  $\text{Al}_2\text{O}_3$  were proposed as barrier or trapping layers of  $\text{Na}^+$ . By keeping a  $\text{SiO}_2$  layer adjacent to the silicon the favorable properties of the Si– $\text{SiO}_2$  interface were preserved in the gate structure. Only the  $\text{SiO}_2$ –PSG combination has been extensively used. Interestingly,  $\text{SiO}_2$ – $\text{Al}_2\text{O}_3$  has also been considered as a gate dielectric for enhancement n-channel MOSFETs because of the tendency of  $\text{Al}_2\text{O}_3$  to charge up negatively due to its affinity for electrons [7]. Because of its technical interest the physics and technology of the Si– $\text{SiO}_2$  system dominated the programs of the different scientific conferences in the field of semiconductor–insulator technology.

Two of these have been held regularly for many years: the Semiconductor Interface Specialists Conference (SISC, in the USA, mostly annually since 1965); the Insulator Films on Semiconductors Conference (INFOS, in Europe, biennially since 1979). The published proceedings of the latter conference present an excellent overview of the development of the field over the past 15 years.

#### 4. Newer developments

The development of the MOSFET technology to higher densities and smaller dimensions in the seventies and eighties had major consequences for the gate dielectric. Because of the higher fields in devices of reduced dimensions the problem of carrier heating, injection across the semiconductor–dielectric barrier and trapping in the dielectric became acute. This made the use of PSG,  $\text{Si}_3\text{N}_4$  and  $\text{Al}_2\text{O}_3$  with their high trap densities [7] problematic, so that gradually only single films of  $\text{SiO}_2$  were employed. Consequently, attention shifted to the trapping behavior and the corresponding point defects of thermally grown  $\text{SiO}_2$ . Even though the

defect densities in this dielectric (typically  $10^{11}$ – $10^{12} \text{ cm}^{-2}$ ) are lower by a few orders of magnitude (typically  $10^{11}$ – $10^{12} \text{ cm}^{-2}$ ) their control became of considerable importance.

Electrically active defects in  $\text{SiO}_2$  may be introduced by foreign atoms, like Si dopants [8], but in most cases their concentrations are negligible. The so-called water-related defects [9] (Si–OH groups or  $\text{H}_2\text{O}$  dissolved in the  $\text{SiO}_2$  network) are difficult to avoid and may be present in concentrations of  $10^{11}$ – $10^{12} \text{ cm}^{-2}$ . They strongly affect the characteristics of the device when charge is injected. Electrically active intrinsic defects are known to occur in connection with oxygen deficiency [10] or strain in the oxide [11]. To this category also belongs the dangling bond ('trivalent silicon') interface state at the Si– $\text{SiO}_2$  interface [12].

Quantitatively more important than the defects which are present in the as-prepared MOS structure are those generated by injected carriers or by energetic radiation. The condition for the generation of these defects, which appear as bulk and as interface states, is the capture of the carriers by bulk defects [13]. Also, the presence of water-related defects and hydrogen transport appear to be conditions for the generation of interface states [14]. Since these states cause considerable changes in the characteristics of MOSFETs it is important to prevent them by minimizing the density of injected carriers and the fraction of these carriers that will interact with the oxide to form new defects.

#### 5. Optimizing the Si– $\text{SiO}_2$ system

Notwithstanding attempts to reduce the exposure to high temperatures by using CVD- $\text{SiO}_2$  as a gate insulator, it appears that in order to match the quality of thermally grown  $\text{SiO}_2$  films high temperature annealing is required. Thus, thermal oxidation remains the preferred method for preparing this gate insulator. However, considerable efforts have been made to maximize the level of control of the film properties and to move the limits of application of  $\text{SiO}_2$  by reducing its sensitivity to carrier injection. In line with the development of the MOSFET technology to small dimensions this work focussed on  $\text{SiO}_2$  films thinner than 10 nm.

In this thickness range the rate of generation of interface states and the density of injected charge necessary to cause breakdown of the film for a given average field in the oxide decrease with film thickness [15]. By itself, fabrication of functioning n- and p-channel MOSFET devices with gate oxides as thin as 3.5 nm does not appear to present special problems [16,17]. The requirement of a maximum tolerable leakage current puts the lower limit of SiO<sub>2</sub> thickness for a corresponding DRAM technology near 4 nm [18]. However, thickness and uniformity of the films in this thickness range are strongly dependent on the details of the growth technology. Developments in recent years were concerned with the following three aspects of film growth: preparation of the silicon surface for growth; minimizing the level of contamination; improving the properties of the Si–SiO<sub>2</sub> system by means of small concentrations of additives.

The goal of the substrate preparation technique is the removal of a thin (a few nm) layer of silicon by wet chemical oxidation and etching of the resulting oxide film in order to remove surface damage, particulate matter and contaminants, particularly metals. These factors, as well as rough surfaces, lead to films with reduced breakdown strength [19, 20]. Exposure to HF vapor or to an aqueous solution of HF as the final step in surface preparation will result in a hydrogen-terminated Si surface, which by heating in neutral ambients is turned into an extremely reactive ‘naked’ Si surface. In the presence of hydrocarbons this will lead to the formation of SiC, which affects the quality of the subsequently grown oxide [21].

Covering the substrate by a wet chemically prepared oxide film provides a well-defined starting point for the subsequent thermal oxidation and consequently for the growth of a film of uniform thickness and optimum properties.

High demands are being put on the purity of chemicals and gases used in this process. From the point of view of control the use of a closed system for surface preparation, oxidation and poly-silicon gate deposition, i.e. for the preparation of a sealed gate system, looks very attractive [19]. However, definite proof of the advantages of this cluster tool approach still has to be produced.

The region in the SiO<sub>2</sub> film close to the Si substrate, where the oxide network joins the crystalline semiconductors, is the site of strain and defects. It may be expected that incorporation of impurities in the Si–O ring structure may lead to strain relief and chemical saturation of the oxide structure. With this goal in mind the effect of addition of small amounts of nitrogen and fluorine on the oxide has been extensively studied in recent years.

Nitrogen-doped oxides are prepared by oxidation in N<sub>2</sub>O/O<sub>2</sub>, annealing in N<sub>2</sub>O [22], annealing in NH<sub>3</sub> and O<sub>2</sub> [23], or N-implantation in the poly-Si gate followed by annealing [24]. Such low-N-doped oxides improve the resistance of the gate system to hot carrier degradation of the MOSFET characteristics and extend the number of write–erase cycles in FLOTOX memory devices [25]. Moreover, the outdiffusion of B from the poly-Si gate is markedly suppressed. N-doped oxides also slow down the diffusion of H, which plays a role in the hot carrier induced generation of interface states [14].

Whereas N-incorporation most likely takes place in the Si–O ring structure, providing additional flexibility to the network, the role of F is probably to chemically stabilize broken-up ring structures. Implantation into the poly-Si gate appears to be a practical way of introducing the F dopant into the oxide for thin oxide MOS-structures [26, 27]. Again charge trapping and the generation of interface states are suppressed. Only very low concentrations (approximately 10<sup>13</sup> cm<sup>−2</sup>) are necessary to reach these goals [28].

## 6. Insulators in other semiconductor technologies

Suitable materials for masking, capping, surface passivation and interconnection isolation have been found for most semiconductor technologies. However, for the most critical application, that of gate dielectric, this is not the case.

We first consider oxides obtained by thermal oxidation of the semiconductor. The thermally grown oxide of Ge has a tendency to be oxygen-deficient; this is also the case at the interface. Consequently, the Ge–Ge–oxide system has a large density of interface states and exhibits pronounced



carrier capture in the insulator [29]. When attempting to prepare a semiconductor insulator system on SiGe alloy, one is confronted with the same problems as encountered in Ge-technology. In the thermal oxidation process Ge tends to be rejected [29]. A study of Ge-implanted SiO<sub>2</sub> shows that Ge, if incorporated into the oxide, traps one electron per Ge-atom [30]. Oxidation of III–V or II–VI semiconductors presents basically the same problems as that of SiGe: one of the components is preferentially consumed or incompletely oxidized, with attendant electrically active oxide defects and high concentrations of interface states.

CVD insulator films (like SiO<sub>2</sub>) in combination with annealing treatments have led in some cases to acceptable interface state densities but not to low bulk trapping levels. In recent years the idea of using an epitaxially grown wider gap semiconductor layer has been borrowed from HEMT (high electron mobility transistor) technology. This layer should be sufficiently thick to prevent tunneling of carriers. A conventional large gap insulator could be added on but the electrical stability of these configurations remains to be proven [31].

## 7. Features of the ideal semiconductor–insulator system

Next, we will attempt to define the characteristics of the ideal insulator for field effect gate and storage capacitor application. For the gate insulator the density of traps in the bulk of the material and at its interface with the semiconductor should be as low as possible. To reduce carrier injection the material should have a wide band gap. The requirement of low defect density would be ideally fulfilled in crystalline materials. To obtain also a perfect interface the insulator should be grown epitaxially on the substrate. In practice, it turns out that such an insulator–semiconductor combination is very rare occurrence. The results on the one system which has been studied fairly extensively, CaF<sub>2</sub> grown with 0.6% mismatch on (100) Si, have not been encouraging [32].

An alternative would be the growth of a vitreous insulator on the semiconductor. Vitreous materials are covalently bonded and exhibit considerable

flexibility in their structure. For this reason they should be able to provide a low defect density interface. A prime example of this case is the Si–SiO<sub>2</sub> system. SiO<sub>2</sub> is a vitreous material which shows nearly perfect short range order determined by chemically saturated SiO<sub>4</sub> building blocks. Their flexible structure allows the formation of Si–O rings of different sizes [33, 34] which provides a good fit and minimizes the strain near the Si–SiO<sub>2</sub> interface. This explains why in the absence of hydrogen passivation defect densities as low as a few times 10<sup>11</sup> cm<sup>−2</sup> are obtained [35].

Covalent bonding as required for vitreous materials generally occurs between non-metals which do not differ too much in electronegativity. These conditions and that of a sufficient band gap are met by the elements on the upper right-hand side of the periodic table. In addition to SiO<sub>2</sub>, typical vitreous materials are Si<sub>3</sub>N<sub>4</sub> (which has a rather high electrically active defect density) and the chalcogenides like As<sub>2</sub>S<sub>3</sub> (which has a relatively narrow band gap). Consideration of the vitreous insulators thus does not leave us with many additional choices. These considerations indicate that for MISFET gate applications an optimized SiO<sub>2</sub> film still provides the best option for control and reliability. For capacitor dielectrics the defect structure of the interface is of lesser importance. The prime requirements are high dielectric constant and low leakage, i.e. sufficiently large band gap. Since these two features generally do not go together, one will have to compromise on band gap. This compromise turns out to be unproblematic, since a high dielectric constant allows the use of reduced fields in the insulator. It turns out that oxides present a favorable compromise [36]. It should be pointed out that in using polycrystalline materials conduction along grain boundaries may present a problem and will require special attention. However, in contrast to the application for the gate system the use of alternative dielectrics for capacitors appears feasible and worth further consideration.

## 8. Alternative dielectrics for capacitors

Notwithstanding the use of trenches, stacked layers and structured surfaces Mbit DRAMs