

Technical Conference Proceedings

AESF SUR/FIN '89




Cleveland Convention Center

June 26-29, 1989

The Proceedings of the 76th AESF Annual Technical Conference June, 1989 Cleveland, OH

Published by the
**American Electroplaters
And Surface Finishers Society, Inc.**
12644 Research Parkway, Orlando, FL 32826-3298

The American Electroplaters and Surface Finishers Society, Inc. (AESF) is an international, individual-membership, professional, technical and educational society for the advancement of electroplating and surface finishing. AESF fosters this advancement through a broad research program and comprehensive educational programs, which benefit its members and all persons involved in this widely diversified industry, as well as government agencies and the general public. AESF disseminates technical and practical information through its monthly journal, **Plating and Surface Finishing**, and through reports and other publications, meetings, symposia and conferences. Membership in AESF is open to all surface finishing professionals as well as to those who provide services, supplies, equipment, and support to the industry.



All rights reserved. Printed in the United States of America. This publication may not be reproduced, stored in a retrieval system, or transmitted in whole or in part, in any form or by any means—electronic, mechanical, photocopying, recording, or otherwise—without prior written permission of AESF, 12644 Research Parkway, Orlando, FL 32826-3298.

PAPER NOT RECEIVED IN TIME FOR PUBLICATION*

**PC-Based X-ray Micro-Fluorescence Analyzer
for Plating Thickness and Composition Analysis**

William Silverman, Veeco Instruments, Inc., Syosset, NY

Since introduction in 1981 of X-ray micro-fluorescence instrumentation dedicated to measurement of plating thickness and composition, major advances have been made in the analytical capabilities of these systems. Through use of the personal computer, computational power and data storage of the analyzer section have been dramatically increased. The PC greatly simplifies implementation of enhanced software features that support new application capabilities and provide an entirely new user interface. Recent advances relating to precision, accuracy, smaller X-ray beam size and new plating thickness/composition applications will be discussed. A description will be presented of the ergonomic improvements that afford immensely simplified instrument usage without sacrificing power and performance.

* For copies of this paper, please contact the author directly.

Mr. William Silverman
Director of Engineering
UPA Technology Division
Veeco Instruments, Inc.
60 Oak Drive
Syosset, NY 11791-4698
516/364-1080

PAPER NOT RECEIVED IN TIME FOR PUBLICATION*

**The "Total Control" Concept for the CVS Analysis
of the PWB Plating Systems**

Dr. Peter Bratin, ECI Technology, Plainview, NY

The progress made in the PWB industry over the past decade, combined with new environmental laws, have placed additional demands on the control and analysis of plating solutions and waste water. Quality demands are increasing, down-time must be minimized, and it has become impractical and expensive to simply dump the plating baths when they get out of control.

During the past decade, few analytical methods usable in plating industry have seen the upsurge comparable to the Cyclic Voltammetric Stripping (CVS). The technique has achieved wide acceptance in the industry for control of organic additives in various plating solutions.

This presentation will discuss new improvements of the technique to satisfy some of the most demanding applications. This includes topic of "total control", including control of additives and their components in copper, solder, and nickel additives and their components in copper, solder, and nickel solutions; keeping contamination under control, checking activity and contamination in cleaners, predips, and etchants; incoming inspection of raw materials; and carbon treatment process. Other topics to be discussed in this presentation will be on-line control and statistical process control, and their role in the "total control" concept.

* For copies of this paper, please contact the author directly.

Dr. Peter Bratin
ECI Technology
31 Cain Drive
Plainview, NY 11803
516/420-8064

Table of Contents

Electronics I— Vapor Phase Processes/ Session A

Chemical Vapor Deposition of Metals for VLSI Applications	A-1
Martin L. Green AT&T Bell Laboratories Murray Hill, NJ 07974	

Plasma Enhanced Chemical Vapor Deposition of Titanium Compounds	A-2
L.M. Williams AT&T Bell Laboratories Murray Hill, NJ 07974	

Applications of Sputtering and Plasma Etching Equipment In the Production of High Density Circuitry	A-3
Jay Schumacher Action Technologies, Inc. Boulder, CO 80301	No Paper Available

Productivity CVD and PVD Coatings for the Metalworking Industry	A-4
Alfred L. Clavel Vice President, Engineering Ti-Coating, Inc. Mt. Clemens, MI 48045	

Rapid, Non-Mechanical, Damage-Free Figuring (Shaping) Of Optical Surfaces Using Plasma Assisted Chemical Etching (PACE)	A-5
C.B. Zarowin and L.D. Bollinger Research Department, AST Sector Perkin Elmer Corporation 100 Wooster Heights Road Danbury, CT 06810	

Review of Vacuum Processes for Optical Coatings ..	A-6
Mark H. Imus Optical Coating Laboratory, Inc. Santa Rosa, CA	

Nickel Plating— Basics and Applications/ Session B

Nickel Electroplating Technology and Applications	B-1
George A. DiBari and Roger A. Covert INCO Limited Park 80 West—Plaza Two Saddle Brook, NJ 07662	

Analysis of Nickel Plating Solutions	B-2
William G. Ward Electrochemicals, Inc. Youngstown, OH	

Troubleshooting Bright Nickel Plating Installations the Practical Way	B-3
William J. Saas TASKEM, Inc. 4542 Spring Road Cleveland, OH 44131	

Decorative Nickel Chromium Plating on Stainless Steel	B-4
R.A. Tremmel OMI International Corporation 21441 Hoover Road Warren, MI 48089	

Successful Applications of Functional Nickel Plating	B-5
R. Parkinson Falconbridge Limited Toronto, Ontario Canada	

A New Insoluble Nickel Plating Anode for Use with Recovery Systems	B-6
Craig J. Brown Eco-Tec Inc. Pickering, Ontario Canada	

Organic Coatings— Surface Preparation/ Session C

Practical Application of Principles Governing the Iron Phosphate Process	C-1
Dick Phillips Chemical Way's Corporation 901 Sherwood Drive Lake Bluff, IL 60044	

Conversion Coating of Metal Prior to Paint	C-2
Dr. Gary D. Kent Parker+Amchem Madison Heights, MI	

No-Dump Final Chrome Rinse for Pre-Paint Treatment And Counterflow Spray Rinsing	C-3
R.W. Phillips Jr. Oakite Products, Inc. 50 Valley Road Berkeley Heights, NJ 07922	

Surface Preparation Machines	C-4
Gregg Bailey	
George Koch Sons, Inc.	
Evansville, IN	

Computerized Control Of Surface Finishing Processes—I/ Session D

Computerized Control of Surface Finishing Processes— A Perspective	D
John Donaldson	
Metal Surfaces	
Tustin, CA	
Strategies for Computerization of Finishing Systems	D-1
Phillip D. Stapleton	
Stapleton Technologies	

An Expert System for Surface Finishing Operations: The "What, Why's and Where's?"	D-2
Steve Schachameyer, Jerry Wooten, Emily Porter, Chris Monaco, and Cecelia Borden	
Eaton Corporation	
Corporate Research and Development	
4201 N. 27th Street	
Milwaukee, WI 53216	

Use of On-Line Chemical Instruments to Replace Grab Sample Analysis	D-3
Ronald Perreault	
Tytronic Incorporated	
224 Calvary Street	
Waltham, MA 02254-0590	

Control Systems Options for Automation of Metal Finishing Lines	D-4
Gene T. Kaplan	
Advanced Industrial Systems, Inc.	
33 Musick	
Irvine, CA 92718	

Light Metals Finishing/ Session E

A New Corrosion Resistant Surface Treatment for Mg Alloy	E-1
Masato Mino and Goro Yamauchi	
NTT Applied Electronics Laboratories	
-9-11, Midori-cho, Musashino-shi	
Tokyo, 180 Japan	

Influence of Impurities on Sealing Bath and Bath Stability of Cold Sealing Method for Aluminum Anodized Film	E-2
Hidetoshi Takaichi	
Okuno Chemical Industries Co., Ltd.	
1-10-25, Hanaten-Higashi, Tsurumi-Ku	
Osaka, Japan	

Dependence of Numerical Values of Throwing Power On the Geometric Dimensions Of Haring Cell	E-3
Yu Zuzhan and Wu Beiming	
Dept. of Chemistry, Fudan University	
Shanghai, China	

Polishing & Buffing: The Finishing of Light Metals ..	E-4
Paul E. Schaffner	
Schaffner Manufacturing Company, Inc.	
Schaffner Center	
Emsworth, PA 15202	

Research/Session F

Experiments on Electrodeposition of InP or InAs From Non-Aqueous Solutions	F-1
G. Rauscher	
Forschungsinstitut für Edelmetalle und Metallchemie	
Katharinenstrasse 17, D-7070 Schwäbisch Gmünd, FRG	

Effects of Substrate Attachment on Mechanical Properties of Electrodeposits	F-2
Peter Vatakhov and Rolf Weil	
Stevens Institute of Technology	
Hoboken, NJ 07030	

Effect of Surface Crystallography on Adsorption Of Organic Additives at Gold Electrodes	F-3
A. Ianelli, J. Richer, L. Stolberg and J. Lipkowski	
University of Guelph	
Department of Chemistry and Biochemistry	
Guelph, Ontario N1G 2W1	

Evaluation of Polarization Effects on Anion Surfactant And Brightener Combinations in Acid Zinc Plating	F-4
Y.S. Park, J.S. Cuzmar, J.H. Lee and T.J. O'Keefe	
Department of Metallurgical Engineering	
and Graduate Center for Materials Research	
University of Missouri-Rolla	
Rolla, MO 65401	

Chemical Ion Sensors for Plating Solutions	F-5
Robert F. Savinell, Tianying Mi, Chi-Jin Chen and Chung Chiun Liu	
Department of Chemical Engineering	
Case Western Reserve University	
Cleveland, OH 44106	

Origin of Twins in Electrodeposits	F-6
Lucille A. Giannuzzi, Howard W. Pickering and William R. Bitler	
Penn State University	
University Park, PA	

Computerized Control of Surface Finishing Processes—II/Session G

Application of Linear Programming to the Chemical Control of Plating Baths G-1

M.R. Keenan
Sandia National Laboratories
Albuquerque, NM 87185

A Computer Control System for Continuous Strip Plating G-2

Dennis R. Turner
Consultant
59 Susan Drive
Chatham, NJ 07928

Computer-Integrated Manufacturing in a Multilayer Printed Circuit Facility G-3

Dr. Tim Rodgers, CEF
Hewlett-Packard Company
Burlingame, CA

No Paper Available

Specialized Processes And Techniques/Session H

Electroplating on Cuprate Based Superconductors H-1

J.M. Rosamilia and B. Miller
AT&T Bell Laboratories
Murray Hill, NJ 07974

H.D. Rubin
AT&T Bell Laboratories
Princeton, NJ 08540

Statistical Analysis and Predicting Service Life Of Nickel Plated Steels H-2

S. Jomjunyong, M. Fujita, S. Yokoyama and S. Matsumoto
Musashi Institute of Technology
1-28-1 Tamazutsumi, Setagaya-ku Tokyo 158 Japan

Comparison of Wear Characteristics Between Ni-Al₂O₃ Composites and Ni Deposit

Shaw-Rong Lai, Chi-Wang Cheng and Chi-Cheng Chang
Chung-Shan Institute of Science & Technology
P.O. Box 90008-15-26 Lung-Tan, Taiwan 32526

Tien-Sheuy Lee
Scientific Resources, Inc.
1058 Whytecliff
Palatine, IL 60067

Comparison Study of Throwing Power and Efficiency Of Selected Non-Cyanide Zinc Electroplating Systems H-4

Vijay K. Kansupada
Research Chemist
Pavco Inc.
8100 Grand Ave.
Cleveland, OH 44104

Hard Chrome Plating from a Dilute Bath H-5

Dr. John Dash and D. Reeves
Electrochemical Innovations, Inc.
Portland, OR

No Paper Available

Platers Must Compete on the Basis Of Continuous Improvement H-6

D. Paul Piplani, Ph.D., C. Chem.
Vice President (Tech.), Plymouth Plating Inc.
Plymouth, MI

Electroless Processes/Session I

Alternatives to Formaldehyde Electroless Copper Plating I-1

Oscar E. Roberto
OMI International Corporation
21441 Hoover Road
Warren, MI 48089

Surface Condition and Its Role in Successful Pretreatment of Various Substrates for EN Plating ... I-2

Matthew J. Sisti
Fidelity Chemical Products Corp.
470 Frelinghuysen Avenue
Newark, NJ 07114

Electroless Nickel Plating at Low Nickel Ion Concentrations I-3

Glenn O. Mallory
Electroless Technologies Corporation
Los Angeles, CA

No Paper Available

The Influence of Phosphorus on the Thermal Stability And Corrosion Resistance of Electroless Ni-P-Cu Deposits I-4

Saad K. Doss and B. Dawson
IBM General Products Division
5600 Cottle Road
San Jose, CA 95193

K. Keiji Kanazawa
IBM Almaden Research Laboratory
650 Harry Road
San Jose, CA 95120

Electronics II—Printed Wiring Boards/Session J

New Process for Direct Through-Hole Plating Of Printed Circuit Boards J-1

Dr. Jürgen Hupe, Dr. Walter Kronenberg and Willi Metzger
Blasberg-Oberflächentechnik GmbH
Merscheider Strasse 165
5650 Solingen 11, West Germany

The Throwing Power Improvement of Acidic Copper Electroplating by Ultrasonic Agitation J-2

M.C. Hsiao and C.C. Wan
Department of Chemical Engineering
Tsing-Hua University
Hsin-Chu, Taiwan, R.O.C.

Anode Reactions and Metals Recycling by Electrolysis: Complementary Processes In Waste Management J-3

J-P Wiaux and T. Nguyen
Titalyse S.A.
7 rue M. Marcinhes
CH-1217 Meyrin/Geneva, Switzerland

Electroless Processes II/ Session K

How to Improve the Corrosion Resistance of Electroless Nickel-Phosphorus Coatings K-1

Heinz G. Schenzel and Heinrich Kreye
Universitat der Bundeswehr
Hamburg, F.R. Germany

Improved Process Control in Electroless Nickel Plating K-2

Christian B. Castner
Walchem Corporation
5 Boynton Road
Hopping Brook Park
Holliston, MA 01746

Growth Processes in Electroless Deposition Of Nickel-Phosphorus on Various Substrates K-3

A. Szasz and J. Kojnok
Laboratory for Surface and Interface Physics
Eotvos University
Muzeum krt. 6-8, Hungary, H-1088

D.J. Fabian
Scottish Surface and Materials Analysis Centre
Department of Physics
University of Strathclyde
Glasgow, G1 1XN, Scotland

Environmental I/ Session L

City of Cleveland Ordinance No. 857-A-76 Hard Chrome Plating Process Emissions Control ... L-1

Thomas J. Walsh
Division of Air Pollution Control
9127 Miles Avenue
Cleveland, OH 44105

At Issue: Local Pretreatment Limits L-2

James F. Weber and Larry W. Adloff
Northeast Ohio Regional Sewer District

The Simultaneous Removal of Oil and Heavy Metals From Industrial Wastewaters Using Hydroxide Or Sulfide Precipitation Coupled With Air Flotation L-3

Robert W. Peters, Ph.D., P.E.
Energy and Environmental Systems Division
Argonne National Laboratory
9700 South Cass Avenue
Argonne, IL 60349

Gary F. Bennett, Ph.D., P. Eng.
Department of Chemical Engineering
The University of Toledo
2801 West Bancroft Street
Toledo, OH 43606

Oil and Grease Removal from a Concentrated Source In the Metal Finishing Industry L-4

Mark A. Westra and Bryan L. Rose, P.E.
Fishbeck, Thompson, Carr & Huber, Inc.
6090 East Fulton
Ada, MI 49301

Recent Improvements in On-Line Metal Monitoring And the Automation of Waste Treatment Systems ... L-5

Bernard Fleet
Department of Chemistry/Institute of Environmental Studies
University of Toronto and TRSI Inc.
Toronto, Canada

Hari Gunasingham
Department of Chemistry
National University of Singapore
Kent Ridge, Singapore

Colin Small, Bruce Cardoza and Jay Kassirer
TRSI Inc.
Toronto, Canada

Gary Hulbert
TRSI Inc.
Elk Grove, CA

Reaching Waste Minimization Goals Through Innovative Uses of Softened Water L-6

Lyle Kirman
Kinetico Inc.
Newbury, OH

Environmental II/ Session M

A Non-Toxic Precipitating Agent for Removing Heavy Metals From Wastewaters M-1

Philip A. Ruggiero and Detlef Maennig
Degussa Corporation
4 Pearl Court
Allendale, NJ 07401

Stabilization of F006 M-2

Richard F. Gold
Chemical Waste Management, Inc.
Oak Brook, IL 60521

Solids Detoxification—Beating the Land Ban M-3
C.T. Philipp
Enviroscience, Inc.
Hot Springs, AR

W. Rostoker and J. Dvorscek
Rostoker, Inc.
Burnham, IL

Sludgeless Metal Recovery for Metal Finishing M-4
Patrick M. Nelis, Alice M. Gabel and J. Michael Hosea
Bio-Recovery Systems, Inc.
P.O. Box 3982 UPB
Las Cruces, NM 88003

**Zinc Cyanide Plating Rinse Reclamation—
A Case Study of Advanced Reverse Osmosis Compared
With Centralized Ion Exchange** M-5
Ronald R. Rich, CEF
Water Technologies, Inc.

Thomas von Kuster, MBA

New Problems Solved by "Mature" Equipment M-6
Richard W. Crain and Paul Eggerstedt
Industrial Filter & Pump Mfg. Co.
5900 W. Ogden Avenue
Cicero, IL

Analytical Methods/ Session N

**The Determination of Plating Bath Additives Using
HPLC And Electrochemical Techniques** N-1
Andrew Palus
EG&G Princeton Applied Research
Princeton, NJ

No Paper Available

**Online Measurement and Control of Organic
Additives In Acid Copper Baths Using Liquid
Chromatography** N-2
S. Shawn Heberling, Dan Campbell and Steve Carson
Dionex Corporation
501 Mercury Drive
Sunnyvale, CA 94086

**Liquid Chromatographic Methods for Monitoring
Of Plating Baths Used in Manufacturing
Of PC Boards** N-3
P. Jandik, W.R. Jones, B.J. Wildman, J. Krol
and A.L. Heckenberg
Waters Chromatography Division of Millipore
34 Maple Street
Milford, MA

**Chromatographic Studies and Monitoring of Acid
Copper Brighteners** N-4
Susan Andal Edwards and Jonathan Reid
IBM Corporation
1701 North Street
Endicott, NY 13760

**PC-Based X-ray Micro-Fluorescence Analyzer
For Plating Thickness and Composition Analysis** ... N-5
William Silverman
Veeco Instruments, Inc.
Syosset, NY

No Paper Available

**The "Total Control" Concept for the CVS Analysis
Of the PWB Plating Systems** N-6
Dr. Peter Bratin
ECI Technology
Plainview, NY

No Paper Available

Chemical Vapor Deposition of Metals for VLSI Applications

Martin L. Green

AT&T Bell Laboratories
Murray Hill, New Jersey 07974

Metal films play vital roles in the operation of a VLSI circuit. Gate, contact, diffusion barrier, interconnect and via fill metallization applications bring various requirements to bear on these films and the way in which they are deposited. These films can be deposited using a variety of deposition techniques such as sputtering, evaporation or chemical vapor deposition. Each technique has its own merits and drawbacks, which have been discussed in detail.¹ This paper focusses on the chemical vapor deposition (CVD) of metals for VLSI applications, a field which is currently of great interest and whose applications are in their infancy compared to evaporation or sputtering. CVD metals processing offers solutions to VLSI metallization problems arising from the small ($\leq 1 \mu\text{m}$ design rules) dimensions typical of such devices.

CVD is the deposition of a solid film on a substrate, brought about by the reaction of one or more vapor phase species. Typical deposition reactions include pyrolysis, reduction, oxidation, hydrolysis, disproportionation, or combinations of these, and are usually catalyzed by the substrate. The ability to deposit a particular film depends only on favorable thermodynamics and kinetics for the chosen reaction, and the availability of vapor sources for the reactants.

The advantages of CVD processing are best discussed in the context of metallization applications on a VLSI circuit device. Figure 1 is a schematic diagram of an N-channel MOS device which features a multilevel metallization scheme. Each of the five metallization applications on this device, i.e., gate, contact, diffusion barrier, interconnect and via fill, represents a challenge in thin film processing that can be addressed by CVD. The materials and processing requirements for the various metallizations will now be summarized.


Gate Metallization. The gate is deposited early in the VLSI processing scheme, and will be exposed to subsequent high temperature processing steps ($\leq 950^\circ\text{C}$), sometimes in oxidizing atmospheres. Therefore, high melting temperature and oxidation resistance are important for this application. CVD films of the refractory metals Mo,^{2,3} Ru⁴ and W⁵ have been studied as gates, but their oxidation has to be prevented (not necessary for the case of Ru, whose oxide, RuO₂, is itself a good conductor⁴).

Contact Metallization. The contact between the metallization and the silicon substrate may be rectifying (i.e. a Schottky contact), or ohmic. Usually, the function of the contact metallization is to provide low resistance, ohmic contact between it and the Si and it and the interconnect metallization. However, CVD processing has been used to create both kinds of contacts. Schottky contacts have been formed with Cr⁶, Mo^{7,8}, V⁹ and W¹⁰. Low resistance ohmic contacts have been formed by CVD of Ag¹¹, Mo^{12,13}, Pt¹⁴ and W¹⁵⁻¹⁷. Many CVD reactions automatically result in intimate contact between the deposited metal and the substrate due to the consumption of a thin layer of the substrate during deposition.

Interconnect Metallization. The primary requirements for interconnects are low resistivity and good electromigration resistance. Al has low resistivity ($2.7 \mu\Omega\text{-cm}$), but poor electromigration

resistance due to its low melting point. However, alloying improves this greatly.¹⁸ Higher melting point metals such as W have excellent electromigration resistance, but higher resistivity than Al. Al,¹⁹⁻²² Mo^{23,24} and W²⁵⁻²⁹ have all been evaluated as CVD interconnect metallizations, their major advantage being conformal coverage.

N-CHANNEL MOS DEVICE



- 1) Schematic diagram of a multilevel (two) metallized N-channel MOS device. Dopant concentrations in the various Si regions are expressed in atoms/cm³.


Via Fill or Planarization Metallization. Multilevel metallization gives rise to the need to fill vias that connect one level of interconnect metallization to another. CVD processing is well suited for this due to the conformal coverage that its films exhibit. Blanket deposition of CVD W followed by etchback³⁰⁻³² is one scheme for forming plugs in vias. Another technique involves the deposition of highly selective CVD W in the vias,³³⁻³⁸ after which no etchback is required.

Table I compares the salient features of CVD processing with those of the physical vapor deposition techniques, sputtering and evaporation. Film characteristics such as conformal coverage and high purity, and processing benefits such as low temperature and radiation-damage free deposition and deposition selectivity allow one to make high quality films by CVD processing. At the same time, the high throughput and correspondingly low cost per wafer associated with traditional CVD processing make it an economically attractive process.

Figure 2 is a schematic illustration of a typical hot-wall, horizontal LPCVD (low pressure) reactor. The reactants are pumped through the furnace, at which point they react to deposit a film on the substrates. The gaseous by-products are then pumped out of the system. Source materials, which are either gases, or liquids or solids with high vapor pressures, can be obtained in very pure form.

TABLE I. Comparison Between Chemical Vapor Deposition and Physical Vapor Deposition (Sputtering and Evaporation)

	CVD	Sputtering	Evaporation
Step Coverage	Conformal	Nonconformal (line-of-sight)	Nonconformal (line-of-sight)
Low Temperature Deposition	Yes	Yes	Yes
Radiation Damage	No	Yes	Yes (Electron-beam evaporation)
Selectivity	Possible	No	No
Film Purity	Good-Excellent (Process Dependent)	Good-Excellent (Gas Incorporation)	Excellent
Wafer Throughput	~100/hr	~60/hr	~30/hr
Relative Processing Cost per Wafer	Low	Medium	High




- 2) Schematic diagram of a hot-wall low pressure CVD system, such as might be used for the deposition of Al from tri-isobutylaluminum.


The reactor depicted in Fig. 2 can be used, for example, to deposit Al or W films. However, two current trends in CVD processing are the use of cold-wall reactors, Fig. 3, and the use of single-wafer reactors. Cold-wall reactors keep film contamination due to gas phase nucleation of particles to a minimum because only the wafers and the heater block on which they sit get hot. Cold-wall reactors have been found necessary to achieve the high degree of selectivity of CVD W that has recently been observed.³⁶ Single-wafer reactors are a variant of cold-wall reactors in which only one wafer at a time is processed. This is desirable mainly to exercise great deposition control over expensive, large size (≥ 6 ") wafers. The theory of reactor design has been discussed in great detail.³⁹

The advantages of CVD processing will now be considered further.


Conformal Coverage. Narrow, straight-walled windows and vias, re-entrant angles and overhangs are device features that can lead to poor conformal coverage with sputtered or evaporated films. Figure 4a illustrates the poor conformal coverage typical of physical deposition processing. During such line-of-sight deposition processes, shadowing effects due to device features leads to local film thickness nonuniformities. On the other hand, Fig. 4b illustrates the ideal conformal coverage that is typical of CVD processing. Because the growth of CVD films is usually surface catalyzed, nucleation and growth occurs on all surfaces, regardless of their orientation to the gas source. Therefore, by definition, uniform coverage is achieved. Uniform coverage can lead to "plugging" of windows and vias if the films are allowed to become thick enough, as is shown in Fig. 4c.



3) Schematic diagram of a cold-wall low pressure CVD system.



a



c




b

- 4) a) Evaporated Al film deposited on the contact window of a typical device, illustrating poor conformal coverage,
- b) CVD Al film deposited on a similar contact window, illustrating nearly perfect conformal coverage, and
- c) Thick CVD W film deposited on a small ($\sim 1\mu\text{m}$) contact window, illustrating the filling, or "plugging", of the window.

Low-Temperature Deposition. Many high melting point metals can be deposited at relatively low temperatures by CVD. For example, W can be deposited at 300°C , or $0.16 T_{\text{mp}}$, by the H_2 reduction of WF_6 . Such low homologous temperatures are useful in minimizing interdiffusion between the various layers of the device. Deposition of W films by evaporation, for example, would require heating of the W source to temperatures near its melting point by resistance heating or electron beam bombardment. The CVD apparatus is much simpler in that it operates at much lower temperatures.

Within the CVD field there has been a move towards the use of organometallic sources to achieve lower deposition temperatures. For example, Cr can be deposited from CrCl_2 at $T = 1200\text{--}1325^\circ\text{C}$,⁴⁰ but from dicumene chromium, $(\text{C}_9\text{H}_{12})_2\text{Cr}$, at $T = 320\text{--}545^\circ\text{C}$,⁶ and V can be deposited from VCl_4 at $T = 1140\text{--}1300^\circ\text{C}$,⁹ but from $(\text{C}_5\text{H}_5)\text{V}(\text{CO})_4$ at $T = 325\text{--}500^\circ\text{C}$.⁴¹

Radiation-Damage Free Deposition. Sputtering can also deposit high temperature films at fairly low temperatures. However, sputtering is an energetic process that results in electron, x-ray and ion bombardment of the gate oxide and substrate. Defects called traps, produced at the gate oxide/silicon interface,⁴² can affect device performance by altering threshold voltage characteristics, and must therefore be annealed out.



- 5) Thick selective plug of CVD W deposited in a window in SiO_2 to Si. Aspect ratio of window is 3:1. (from R. Wilson, GE Laboratories)

Deposition Selectivity. CVD film formation is fundamentally different from sputtering or evaporation in that nucleation and growth are catalyzed by the deposition surface. Therefore, by deactivating certain surfaces, films will tend not to nucleate and grow on them; consequently, one can selectively deposit films. Figure 5 is an example of W selectively deposited on Si, to the exclusion of SiO_2 . This is very important because patterning steps (photolithography and etching) are not necessary for these films. Selectivity can occur on the basis of choosing reactants such that reactions with only certain substrate components will occur, as has been done with Ag,¹¹ Mo⁷ or W^{10,43} for deposition on Si to the exclusion of SiO_2 , or by lowering the temperature and pressure so that film nucleation is easier on Si than on SiO_2 , as has been done with W.

Of the various CVD metal processing schemes, CVD W, and to a lesser extent CVD Al, are closest to commercial acceptance. These two processes will now be discussed in detail.


CVD Al. As is illustrated in Fig. 4b, LPCVD Al, deposited by the pyrolysis of $i\text{-(C}_4\text{H}_9)_3\text{Al}$,¹⁹⁻²¹ (tri-isobutylaluminum or TIBAL), exhibits excellent conformal coverage. This is the major reason for its intended application as an interconnect metallization for submicron VLSI circuits. Safer (nonpyrophoric) source materials might accelerate the introduction of CVD Al processing into commercial practice. These have yet to be identified.

Selective CVD Al has recently been demonstrated,⁴⁴ thereby opening CVD Al technology to many of the same applications for which selective CVD W is now being considered. In addition, whereas Si can react extensively with WF_6 during the selective CVD W process,^{45,46} causing damage to devices, TIBAL does not interact with Si, leaving it undamaged.

An important characteristic of the CVD Al film is its rough surface. This roughness manifests itself by rendering the films milky-white in appearance, with low reflectivity,²⁰ which can give rise to photolithographic processing problems. Thick CVD W films, e.g. in Fig. 4c, also exhibit rough surfaces, and, thus far, patterning has been successful.

CVD W. Due to recent intense interest in the commercialization of CVD W technology, its use in VLSI applications is imminent, although it is not clear now which application will be first. Properties such as resistivity and stress, which are important to every application of CVD W, are well documented and are found to be well within the acceptable range.⁴⁷ However, the stress of CVD W films on substrates other than Si (i.e. SiO₂ (with various "glue" layers), metals, etc.) needs to be investigated. Further, the electromigration resistance of W is more than adequate for VLSI device requirements, due to its high melting point.

That CVD W is an effective barrier to Al/Si interaction is illustrated in Fig. 6. The RBS spectra show that whereas after a 450°C/30 min anneal the Si/W/Al layered structure is essentially the same as it was in the as-deposited state, a 550°C/30 min anneal leads to the destruction of the layers due to interdiffusion. Although 450°C is a reasonable temperature limit for post-metallization integrated circuit processing, some processing schemes, notably those which involve multilevel metallization and intermediate dielectric layers, may necessitate process temperatures as high as 550°C. Diffusion barriers, other than W, may succeed in this temperature regime. CVD W films would probably also work in this higher temperature regime, if their grain size were not as small as it is, ~1000-3000 Å.⁴⁷ Larger grain size films or "stuffed" grain-boundary films would undoubtedly be better barriers.



6) RBS spectra of an Al-W-Si structure (1500 Å Al/1100 Å W/Si substrate) after 30 min. anneals at 450°C and 550°C. Arrows mark the surface positions of the corresponding elements. The as-deposited spectrum, not shown, was identical to the 450°C spectrum.

In conclusion, the advantages of CVD processing, which include conformal coverage, low temperature and radiation-free deposition, the possibility of deposition selectivity, and high purity film formation are certain to insure the use of CVD metallization in future VLSI processing schemes. At this point, CVD W, and to a lesser extent CVD Al technologies are closest to commercial realization. The major applications of CVD W might be as follows:

a) As a multilevel metal via fill: deposited either selectively or nonselectively, the CVD W would not be in contact with Si, so potential problems such as Si consumption and high leakage current would not arise. However, the CVD W would have to be deposited on first level metal,

probably Al, requiring the use of a silicide, e.g., interlayer, due to the native Al_2O_3 . Furthermore, the problem of surface roughness would have to be solved, perhaps by depositing W alloys rather than W.

b) As an interconnect or diffusion barrier or plug, but only if the WF_6/Si interactions can be avoided, perhaps through the use of a protective, conductive layer such as CVD TiN on top of the Si.

REFERENCES

1. J. L. Vossen and W. Kern, *Thin Film Processes*, (Academic Press, New York, 1978).
2. K. Yasuda and J. Murota, *Jap. J. Appl. Phys.*, 22, L615 (1983).
3. D. M. Brown, W. R. Cady, J. W. Sprague and P. J. Salvagni, *IEEE Trans. Elec. Dev.*, ED-18, 931 (1971).
4. M. L. Green, M. E. Gross, L. E. Papa, K. J. Schnoes and D. Brasen, *J. Electrochem. Soc.*, 132, 2677 (1985).
5. V. Lubowiecki, J. L. Ledys, C. Plossu and B. Balland, in *Tungsten and Other Refractory Metals for VLSI Applications II*, (MRS, Pittsburgh, 1987) p. 169.
6. N. G. Anantha, V. Y. Doo and D. K. Seto, *J. Electrochem. Soc.*, 118, 163 (1971).
7. G. G. Pinneo, in *Proceedings of the 3rd International Conference on CVD*, (ANS, Hinsdale, Ill., 1972) p. 462.
8. S. S. Simencov, E. J. Kafedjiiska and A. L. Guerassimov, *Thin Solid Films*, 115, 291 (1984).
9. K. J. Miller, M. J. Grieco and S. M. Sze, *J. Electrochem. Soc.*, 113, 902 (1966).
10. C. R. Crowell, J. C. Sarace and S. M. Sze, *Trans. Met. Soc. AIME*, 233, 478 (1965).
11. R. J. H. Voorhoeve and J. W. Merewether, *J. Electrochem. Soc.*, 119, 364 (1972).
12. J. J. Casey, R. R. Verderber and R. R. Gamache, *J. Electrochem. Soc.*, 114, 201 (1967).
13. T. Sugano, H. Chow, M. Yoshida and T. Nishi, *Jap. J. Appl. Phys.*, 7, 1028 (1968).
14. M. J. Rand, *J. Electrochem. Soc.*, 120, 686 (1973).
15. J. M. Shaw and J. A. Amick, *RCA Review*, 306 (1970).
16. N. E. Miller and I. Beinglass, *Solid State Tech.*, 25, 85 (1982).
17. C. M. Melliard-Smith, A. C. Adams, R. H. Kaiser and R. A. Kushner, *J. Electrochem. Soc.*, 121, 298 (1974).
18. F. M. d'Heurle and P. S. Ho, in *Thin Films-Interdiffusion and Reactions*, (J. Wiley and Sons, New York 1978) p. 243.
19. M. J. Cooke, R. A. Heinecke, R. C. Stern and J. W. C. Maes, *Solid State Tech.*, 25, 62 (1982).
20. M. L. Green, R. A. Levy, R. G. Nuzzo and E. Coleman, *Thin Solid Films*, 114, 367 (1984).
21. R. A. Levy, M. L. Green and P. K. Gallagher, *J. Electrochem. Soc.*, 131, 2175 (1984).