Technical Conference Proceedings



Cleveland Convention Center | June 26-29, 1989

The Proceedings of the 76th AESF Annual Technical Conference June, 1989 Cleveland, OH

Published by the American Electroplaters And Surface Finishers Society, Inc. 12644 Research Parkway, Orlando, FL 32826-3298

The American Electroplaters and Surface Finishers Society, Inc. (AESF) is an international, individual-membership, professional, technical and educational society for the advancement of electroplating and surface finishing. AESF fosters this advancement through a broad research program and comprehensive educational programs, which benefit its members and all persons involved in this widely diversified industry, as well as government agencies and the general public. AESF disseminates technical and practical information through its monthly journal, Plating and Surface Finishing, and through reports and other publications, meetings, symposia and conferences. Membership in AESF is open to all surface finishing professionals as well as to those who provide services, supplies, equipment, and support to the industry.





All rights reserved. Printed in the United States of America. This publication may not be reproduced, stored in a retrieval system, or transmitted in whole or in part, in any form or by any means—electronic, mechanical, photocopying, recording, or otherwise—without prior written permission of AESF, 12644 Research Parkway, Orlando, Fig. 32826-3298.

PAPER NOT RECEIVED IN TIME FOR PUBLICATION*

PC-Based X-ray Micro-Fluorescence Analyzer for Plating Thickness and Composition Analysis

William Silverman, Veeco Instruments, Inc., Syosset, NY

Since introduction in 1981 of X-ray micro-fluorescence instrumentation dedicated to measurement of plating thickness and composition, major advances have been made in the analytical capabilities of these systems. Through use of the personal computer, computational power and data storage of the analyzer section have been dramatically increased. The PC greatly simplifies implementation of enhanced software features that support new application capabilities and provide an entirely new user interface. Recent advances relating to precision, accuracy, smaller X-ray beam size and new plating thickness/composition applications will be discussed. A description will be presented of the ergonomic improvements that afford immensely simplified instrument usage without sacrificing power and performance.

 For copies of this paper, please contact the author directly.

Mr. William Silverman Director of Engineering UPA Technology Division Veeco Instruments, Inc. 60 Oak Drive Syosset, NY 11791-4698 516/364-1080

PAPER NOT RECEIVED IN TIME FOR PUBLICATION*

The "Total Control" Concept for the CVS Analysis of the PWB Plating Systems

Dr. Peter Bratin, ECI Technology, Plainview, NY

The progress made in the PWB industry over the past decade, combined with new environmental laws, have placed additional demands on the control and analysis of plating solutions and waste water. Quality demands are increasing, down-time must be minimized, and it has become impractical and expensive to simply dump the plating baths when they get out of control.

During the past decade, few analytical methods usable in plating industry have seen the upsurge comparable to the Cyclic Voltammetric Stripping (CVS). The technique has achieved wide acceptance in the industry for control of organic additives in various plating solutions.

This presentation will discuss new improvements of the technique to satisfy some of the most demanding applications. This includes topic of "total control", including control of additives and their components in copper, solder, and nickel additives and their components in copper, solder, and nickel solutions; keeping contamination under control, checking activity and contamination in cleaners, predips, and etchants; incoming inspection of raw materials; and carbon treatment process. Other topics to be discussed in this presentation will be on-line control and statistical process control, and their role in the "total control" concept.

* For copies of this paper, please contact the author directly.

Dr. Peter Bratin ECI Technology 31 Cain Drive Plainview, NY 11803 516/420-8064

Table of Contents

Electronics I—	Analysis of Nickel Plating Solutions B-2	
Vapor Phase Processes/	William G. Ward Electrochemicals, Inc.	
Session A	Youngstown, OH	
Chemical Vapor Deposition of Metals for VLSI Applications A-1 Martin L. Green AT&T Bell Laboratories Murray Hill, NJ 07974	Troubleshooting Bright Nickel Plating Installations the Practical Way B-3 William J. Saas TASKEM, Inc. 4542 Spring Road Cleveland, OH 44131	
Plasma Enhanced Chemical Vapor Deposition of Titanium Compounds A-2 L.M. Williams AT&T Bell Laboratories Murray Hill, NJ 07974	Decorative Nickel Chromium Plating on Stainless Steel	
Applications of Sputtering and Plasma Etching Equipment In the Production of High Density Circuitry	Warren, MI 48089 Successful Applications of Functional Nickel Plating	
Boulder, CO 80301 Productivity CVD and PVD Coatings for the Metalworking Industry A-4 Alfred L. Clavel Vice President, Engineering Ti-Coating, Inc. Mt. Clemens, MI 48045	Falconbridge Limited Toronto, Ontario Canada A New Insoluble Nickel Plating Anode for Use with Recovery Systems B-6 Craig J. Brown Eco-Tec Inc.	
Rapid, Non-Mechanical, Damage-Free Figuring (Shaping) Of Optical Surfaces Using Plasma Assisted Chemical Etching (PACE)	Organic Coatings— Surface Preparation/ Session C Practical Application of Principles Governing the	
Review of Vacuum Processes for Optical Coatings A-6 Mark H. Imus Optical Coating Laboratory, Inc. Santa Rosa, CA	Iron Phosphate Process C-1 Dick Phillips Chemical Way's Corporation 901 Sherwood Drive Lake Bluff, IL 60044	
Nickel Plating— Basics and Applications/ Session B	Conversion Coating of Metal Prior to Paint	
Nickel Electroplating Technology and Applications B-1 George A. DiBari and Roger A. Covert INCO Limited Park 80 West—Plaza Two Saddle Brook, NJ 07662需要完整PDF请访问: www.	No-Dump Final Chrome Rinse for Pre-Paint Freatment And Counterflow Spray Rinsing	

urface Preparation Machines	Influence of Impurities on Sealing Bath and Bath
regg Bailey	Stability of Cold Sealing Method for Aluminum
George Koch Sons, Inc.	Anodized Film E-2
vansville, IN	Hidetoshi Takaichi
· ·	Okuno Chemical Industries Co., Ltd. 1-10-25, Hanaten-Higashi, Tsurumi-Ku
Computerized Control	Osaka, Japan
Of Surface Finishing	Dependence of Numerical Values of Throwing
Processes—I/	Power On the Geometric Dimensions
	Of Haring Cell E-3 Yu Zuzhan and Wu Beiming
Session D	Dept. of Chemistry, Fudan University
computerized Control of Surface Finishing Processes—	Shanghai, China
A Perspective D	Polishing & Buffing: The Finishing of Light Metals E-4
John Donaldson	Paul E. Schaffner
Metal Surfaces Tustin, CA	Schaffner Manufacturing Company, Inc.
Tustin, CA	Schaffner Center
Strategies for Computerization of Finishing	Emsworth, PA 15202
Systems D-1	
Phillip D. Stapleton	Research/Session F
Stapleton Technologies	nesearch/ Session F
	Experiments on Electrodeposition of InP or InAs
An Expert System for Surface Finishing	From Non-Aqueous Solutions F-1
Operations: The "What, Why's and Where's?" D-2	G. Rauscher
Steve Schachameyer, Jerry Wooten, Emily Porter,	Forschungsinstitut für Edelmetalle und Metallchemie
Chris Monaco, and Cecelia Borden Eaton Corporation	Katharinenstrasse 17, D-7070 Schwäbisch Gmünd, FRG
Corporate Research and Development	
4201 N. 27th Street	Effects of Substrate Attachment on Mechanical
Milwaukee, WI 53216	Properties of Electrodeposits F-2
	Peter Vatakhov and Rolf Weil
Use of On-Line Chemical Instruments to Replace	Stevens Institute of Technology
Grab Sample Analysis D-3	Hoboken, NJ 07030
Ronald Perreault	Effect of Surface Crystallography on Adsorption
Tytronics Incorporated	Of Organic Additives at Gold Electrodes F-3
224 Calvary Street	A. Ianelli, J. Richer, L. Stolberg and J. Lipkowski
Waltham, MA 02254-0590	University of Guelph
Control Supraga Onthono for Australian of Matel	Department of Chemistry and Biochemistry
Control Systems Options for Automation of Metal Finishing Lines	Guelph, Ontario N1G 2W1
Gene T. Kaplan	
Advanced Industrial Systems, Inc.	Evaluation of Polarization Effects on Anion
33 Musick	Surfactant And Brightener Combinations in Acid
rvine, CA 92718	Zinc Plating F-4
	Y.S. Park, J.S. Cuzmar, J.H. Lee and T.J. O'Keefe Department of Metallurgical Engineering
	and Graduate Center for Materials Research
Light Metals Finishing/	University of Missouri-Rolla
Session E	Rolla, MO 65401
Je331011 L	The state of the s
New Corrosion Resistant Surface Treatment for	Chemical Ion Sensors for Plating Solutions F-5
Ag Alloy	Robert F. Savinell, Tianying Mi, Chi-Jin Chen
Masato Mino and Goro Yamauchi	and Chung Chiun Liu
ITT Applied Electronics Laboratories	Department of Chemical Engineering
-9-11, Midori-cho, Musashino-shi	Case Western Reserve University
kyo, 180 Japan	Cleveland, OH 44106
	Origin of Twins in Electrodeposits F-6
	Lucille A. Giannuzzi, Howard W. Pickering
	and William R. Bitler
	Penn State University
	University Park, PA

Computerized Control of Surface Finishing Processes—II/Session G	Hard Chrome Plating from a Dilute Bath H-5 Dr. John Dash and D. Reeves Electrochemical Innovations, Inc. Portland, OR No Paper Available
Application of Linear Programming to the Chemical Control of Plating Baths	Platers Must Compete on the Basis Of Continuous Improvement
A Computer Control System for Continuous Strip Plating	Electroless Processes/
Dennis R. Turner	Session I
Consultant 59 Susan Drive	Alternatives to Formaldehyde Electroless Copper
Chatham, NJ 07928	Plating I-1
Computer-Integrated Manufacturing in a Multilayer	Oscar E. Roberto OMI International Corporation
Printed Circuit Facility G-3	21441 Hoover Road
Dr. Tim Rodgers, CEF Hewlett-Packard Company No Paper Available	Warren, MI 48089
Burlingame, CA	Surface Condition and Its Role in Successful Pretreatment of Various Substrates for EN Plating I-2
Specialized Processes	Matthew J. Sisti Fidelity Chemical Products Corp.
And Techniques/Session H	470 Frelinghuysen Avenue Newark, NJ 07114
Electroplating on Cuprate Based Superconductors	Electroless Nickel Plating at Low Nickel Ion Concentrations I-3 Glenn O. Mallory Electroless Technologies Corporation
H.D. Rubin	Los Angeles, CA No Paper Available
AT&T Bell Laboratories Princeton, NJ 08540	The Influence of Phosphorus on the Thermal Stability And Corrosion Resistance of Electroless Ni-P-Cu
Statistical Analysis and Predicting Service Life Of Nickel Plated Steels	Deposits
1-28-1 Tamazutsumi, Setagaya-ku Tokyo 158 Japan	K. Keiji Kanazawa
Comparison of Wear Characteristics Between Ni-Al ₂ O ₃ Composites and Ni Deposit Shaw-Rong Lai, Chi-Wang Cheng and Chi-Cheng Chang	IBM Almaden Research Laboratory 650 Harry Road San Jose, CA 95120
Chung-Shan Institute of Science & Technology P.O. Box 90008-15-26 Lung-Tan, Taiwan 32526	Electronico II
Tien-Sheuy Lee	Electronics II—
Scientific Resources, Inc.	Printed Wiring Boards/
1058 Whytecliff Palatine, IL 60067	Session J
Comparison Study of Throwing Power and Efficiency Of Selected Non-Cyanide Zinc Electroplating Systems	New Process for Direct Through-Hole Plating Of Printed Circuit Boards

Cleveland, OH 44104

The Throwing Power Improvement of Acidic Copper Electroplating by Ultrasonic Agitation	The Simultaneous Removal of Oil and Heavy Metals From Industrial Wastewaters Using Hydroxide Or Sulfide Precipitation Coupled
Department of Chemical Engineering	With Air Flotation L-3
Tsing-Hua University	Robert W. Peters, Ph.D., P.E.
Hsin-Chu, Taiwan, R.O.C.	Energy and Environmental Systems Division Argonne National Laboratory
Anode Reactions and Metals Recycling	9700 South Cass Avenue
by Electrolysis: Complementary Processes	Argonne, IL 60349
In Waste Management	Gary F. Bennett, Ph.D., P. Eng.
J-P Wiaux and T. Nguyen	Department of Chemical Engineering
Titalyse S.A.	The University of Toledo
7 rue M. Marcinhes CH-1217 Meyrin/Geneva, Switzerland	2801 West Bancroft Street
orr 1217 Meyrin derieva, Switzeriand	Toledo, OH 43606
Electroless Processes II/	Oil and Grease Removal from a Concentrated Source In the Metal Finishing Industry L-4
Session K	Mark A. Westra and Bryan L. Rose, P.E.
	Fishbeck, Thompson, Carr & Huber, Inc.
How to Improve the Corrosion Resistance of Electroless	6090 East Fulton Ada, MI 49301
Nickel-Phosphorus Coatings K-1 Heinz G. Schenzel and Heinrich Kreye	Ada, WI 49501
Universitat der Bundeswehr	Recent Improvements in On-Line Metal Monitoring
Hamburg, F.R. Germany	And the Automation of Waste Treatment Systems L-5 Bernard Fleet
Improved Process Control in Electroless Nickel	Department of Chemistry/Institute of
Plating K-2	Environmental Studies
Christian B. Castner Walchem Corporation	University of Toronto and TRSI Inc. Toronto, Canada
5 Boynton Road	
Hopping Brook Park	Hari Gunasingham
Holliston, MA 01746	Department of Chemistry National University of Singapore
	Kent Ridge, Singapore
Growth Processes in Electroless Deposition	
Of Nickel-Phosphorus on Various Substrates K-3 A. Szasz and J. Kojnok	Colin Small, Bruce Cardoza and Jay Kassirer TRSI Inc.
Laboratory for Surface and Interface Physics	Toronto, Canada
Eotvos University	The state of the s
Muzeum krt. 6-8, Hungary, H-1088	Gary Hulbert TRSI Inc.
D.J. Fabian	Elk Grove, CA
Scottish Surface and Materials Analysis Centre	
Department of Physics	Reaching Waste Minimization Goals Through
University of Strathclyde Glasgow, G1 1XN, Scotland	Innovative Uses of Softened Water L-6
diasgow, GT TXIN, Scotland	Lyle Kirman Kinetico Inc.
	Newbury, OH
Environmental I/	
Session L	Environmental II/
City of Cleveland Ordinance No. 857-A-76 Hard Chrome Plating Process Emissions Control L-1	Session M
Thomas J. Walsh	A Non-Toxic Precipitating Agent for Removing Heavy
Division of Air Pollution Control	Metals From Wastewaters M-1
9127 Miles Avenue Cleveland, OH 44105	Philip A. Ruggiero and Detlef Maennig
Cicroland, Cri 44103	Degussa Corporation 4 Pearl Court
	Allendale, NJ 07401
At Issue: Local Pretreatment Limits L-2	
James F. Weber and Larry W. Adloff	Stabilization of F006 M-2
Northeast Ohio Regional Sewer District	Richard F. Gold
	Chemical Waste Management, Inc. Oak Brook, IL 60521

Solids Detoxification—Beating the Land Ban M-3 C.T. Philipp Enviroscience, Inc.	Online Measurement and Control of Organic Additives In Acid Copper Baths Using Liquid Chromatography	
Hot Springs, AR	S. Shawn Heberling, Dan Campbell and Steve Carson	
W. Rostoker and J. Dvorscek Rostoker, Inc. Burnham, IL	Dionex Corporation 501 Mercury Drive Sunnyvale, CA 94086	
Sludgeless Metal Recovery for Metal Finishing M-4 Patrick M. Nelis, Alice M. Gabel and J. Michael Hosea Bio-Recovery Systems, Inc. P.O. Box 3982 UPB Las Cruces, NM 88003	Liquid Chromatographic Methods for Monitoring Of Plating Baths Used in Manufacturing Of PC Boards	
Zinc Cyanide Plating Rinse Reclamation— A Case Study of Advanced Reverse Osmosis Compared	34 Maple Street Milford, MA	
With Centralized Ion Exchange M-5 Ronald R. Rich, CEF Water Technologies, Inc.	Chromatographic Studies and Monitoring of Acid Copper Brighteners Susan Andal Edwards and Jonathan Reid	
Thomas von Kuster, MBA	IBM Corporation 1701 North Street	
New Problems Solved by "Mature" Equipment M-6 Richard W. Crain and Paul Eggerstedt	Endicott, NY 13760	
Industrial Filter & Pump Mfg. Co. 5900 W. Ogden Avenue Cicero, IL	PC-Based X-ray Micro-Fluorescence Analyzer For Plating Thickness and Composition Analysis N-5 William Silverman	
Analytical Methods/	Veeco Instruments, Inc. No Paper Available Syosset, NY	
Session N	The "Total Control" Concept for the CVS Analysis Of the PWB Plating Systems	
The Determination of Plating Bath Additives Using HPLC And Electrochemical Techniques	Dr. Peter Bratin ECI Technology Plainview, NY	

No Paper Available

Princeton, NJ

Chemical Vapor Deposition of Metals for VLSI Applications

Martin L. Green

AT&T Bell Laboratories Murray Hill, New Jersey 07974

Metal films play vital roles in the operation of a VLSI circuit. Gate, contact, diffusion barrier, interconnect and via fill metallization applications bring various requirements to bear on these films and the way in which they are deposited. These films can be deposited using a variety of deposition techniques such as sputtering, evaporation or chemical vapor deposition. Each technique has its own merits and drawbacks, which have been discussed in detail. This paper focusses on the chemical vapor deposition (CVD) of metals for VLSI applications, a field which is currently of great interest and whose applications are in their infancy compared to evaporation or sputtering. CVD metals processing offers solutions to VLSI metallization problems arising from the small (≤1 μm design rules) dimensions typical of such devices.

CVD is the deposition of a solid film on a substrate, brought about by the reaction of one or more vapor phase species. Typical deposition reactions include pyrolysis, reduction, oxidation, hydrolysis, disproportionation, or combinations of these, and are usually catalyzed by the substrate. The ability to deposit a particular film depends only on favorable thermodynamics and kinetics for the chosen reaction, and the availability of vapor sources for the reactants.

The advantages of CVD processing are best discussed in the context of metallization applications on a VLSI circuit device. Figure 1 is a schematic diagram of an N-channel MOS device which features a multilevel metallization scheme. Each of the five metallization applications on this device, i.e., gate, contact, diffusion barrier, interconnect and via fill, represents a challenge in thin film processing that can be addressed by CVD. The materials and processing requirements for the various metallizations will now be summarized.


Gate Metallization. The gate is deposited early in the VLSI processing scheme, and will be exposed to subsequent high temperature processing steps (≤950°C), sometimes in oxidizing atmospheres. Therefore, high melting temperature and oxidation resistance are important for this application. CVD films of the refractory metals Mo,^{2,3} Ru⁴ and W⁵ have been studied as gates, but their oxidation has to be prevented (not necessary for the case of Ru, whose oxide, RuO₂, is itself a good conductor⁴).

Contact Metallization. The contact between the metallization and the silicon substrate may be rectifying (i.e. a Schottky contact), or ohmic. Usually, the function of the contact metallization is to provide low resistance, ohmic contact between it and the Si and it and the interconnect metallization. However, CVD processing has been used to create both kinds of contacts. Schottky contacts have been formed with Cr⁶, Mo^{7,8}, V⁹ and W¹⁰. Low resistance ohmic contacts have been formed by CVD of Ag¹¹, Mo^{12,13}, Pt¹⁴ and W¹⁵⁻¹⁷. Many CVD reactions automatically result in intimate contact between the deposited metal and the substrate due to the consumption of a thin layer of the substrate during deposition.

Interconnect Metallization. The primary requirements for interconnects are low resistivity and good electromigration resistance. All has low resistivity (2.7 $\mu\Omega$ -cm), but poor electromigration

resistance due to its low melting point. However, alloying improves this greatly.¹⁸ Higher melting point metals such as W have excellent electromigration resistance, but higher resistivity than Al. Al, ¹⁹⁻²² Mo^{23,24} and W²⁵⁻²⁹ have all been evaluated as CVD interconnect metallizations, their major advantage being conformal coverage.

N-CHANNEL MOS DEVICE



Schematic diagram of a multilevel (two) metallized N-channel MOS device. Dopant concentrations in the various Si regions are expressed in atoms/cm³.


Via Fill or Planarization Metallization. Multilevel metallization gives rise to the need to fill vias that connect one level of interconnect metallization to another. CVD processing is well suited for this due to the conformal coverage that its films exhibit. Blanket deposition of CVD W followed by etchback³⁰⁻³² is one scheme for forming plugs in vias. Another technique involves the deposition of highly selective CVD W in the vias, 33-38 after which no etchback is required.

Table I compares the salient features of CVD processing with those of the physical vapor deposition techniques, sputtering and evaporation. Film characteristics such as conformal coverage and high purity, and processing benefits such as low temperature and radiation-damage free deposition and deposition selectivity allow one to make high quality films by CVD processing. At the same time, the high throughput and correspondingly low cost per wafer associated with traditional CVD processing make it an economically attractive process.

Figure 2 is a schematic illustration of a typical hot-wall, horizontal LPCVD (low pressure) reactor. The reactants are pumped through the furnace, at which point they react to deposit a film on the substrates. The gaseous by-products are then pumped out of the system. Source materials, which are either gases, or liquids or solids with high vapor pressures, can be obtained in very pure form.

TABLE I. Comparison Between Chemical Vapor Deposition and Physical Vapor Deposition (Sputtering and Evaporation)

	CVD	Sputtering	Evaporation
Step Coverage	Conformal	Nonconformal (line-of-sight)	Nonconformal (line-of-sight)
Low Temperature Deposition	Yes	Yes	Yes
Radiation Damage	No	Yes	Yes (Electron- beam evaporation)
Selectivity	Possible	No	No
Film Purity	Good-Excellent (Process Dependent)	Good-Excellent (Gas Incorporation)	Excellent
Wafer Throughput	~100/hr	~60/hr	~30/hr
Relative Processing Cost per Wafer	Low	Medium	High




2) Schematic diagram of a hot-wall low pressure CVD system, such as might be used for the deposition of Al from tri-isobutylaluminum.


The reactor depicted in Fig. 2 can be used, for example, to deposit Al or W films. However, two current trends in CVD processing are the use of cold-wall reactors, Fig. 3, and the use of single-wafer reactors. Cold-wall reactors keep film contamination due to gas phase nucleation of particles to a minimum because only the wafers and the heater block on which they sit get hot. Cold-wall reactors have been found necessary to achieve the high degree of selectivity of CVD W that has recently been observed.³⁶ Single-wafer reactors are a variant of cold-wall reactors in which only one wafer at a time is processed. This is desirable mainly to exercise great deposition control over expensive, large size (≥6") wafers. The theory of reactor design has been discussed in great detail.³⁹

The advantages of CVD processing will now be considered further.


Conformal Coverage. Narrow, straight-walled windows and vias, re-entrant angles and overhangs are device features that can lead to poor conformal coverage with sputtered or evaporated films. Figure 4a illustrates the poor conformal coverage typical of physical deposition processing. During such line-of-sight deposition processes, shadowing effects due to device features leads to local film thickness nonuniformities. On the other hand, Fig. 4b illustrates the ideal conformal coverage that is typical of CVD processing. Because the growth of CVD films is usually surface catalyzed, nucleation and growth occurs on all surfaces, regardless of their orientation to the gas source. Therefore, by definition, uniform coverage is achieved. Uniform coverage can lead to "plugging" of windows and vias if the films are allowed to become thick enough, as is shown in Fig. 4c.




3) Schematic diagram of a cold-wall low pressure CVD system.



a



C



- a) Evaporated Al film deposited on the contact window of a typical device, illustrating poor conformal coverage,
 - b) CVD Al film deposited on a similar contact window, illustrating nearly perfect conformal coverage, and
 - c) Thick CVD W film deposited on a small ($\sim 1 \mu m$) contact window, illustrating the filling, or "plugging", of the window.

Low-Temperature Deposition. Many high melting point metals can be deposited at relatively low temperatures by CVD. For example, W can be deposited at 300° C, or $0.16 \, T_{mp}$, by the H_2 reduction of WF₆. Such low homologous temperatures are useful in minimizing interdiffusion between the various layers of the device. Deposition of W films by evaporation, for example, would require heating of the W source to temperatures near its melting point by resistance heating or electron beam bombardment. The CVD apparatus is much simpler in that it operates at much lower temperatures.

Within the CVD field there has been a move towards the use of organometallic sources to achieve lower deposition temperatures. For example, Cr can be deposited from $CrCl_2$ at $T=1200-1325^{\circ}C$, but from dicumene chromium, $(C_9H_{12})_2Cr$, at $T=320-545^{\circ}C$, and V can be deposited from VCl_4 at $T=1140-1300^{\circ}C$, but from $(C_5H_5)V(CO)_4$ at $T=325-500^{\circ}C$.

Radiation-Damage Free Deposition. Sputtering can also deposit high temperature films at fairly low temperatures. However, sputtering is an energetic process that results in electron, x-ray and ion bombardment of the gate oxide and substrate. Defects called traps, produced at the gate oxide/silicon interface, ⁴² can affect device performance by altering threshold voltage characteristics, and must therefore be annealed out.



5) Thick selective plug of CVD W deposited in a window in SiO₂ to Si. Aspect ratio of window is 3:1. (from R. Wilson, GE Laboratories)

Deposition Selectivity. CVD film formation is fundamentally different from sputtering or evaporation in that nucleation and growth are catalyzed by the deposition surface. Therefore, by deactivating certain surfaces, films will tend not to nucleate and grow on them; consequently, one can selectively deposit films. Figure 5 is an example of W selectively deposited on Si, to the exclusion of SiO₂. This is very important because patterning steps (photolithography and etching) are not necessary for these films. Selectivity can occur on the basis of choosing reactants such that reactions with only certain substrate components will occur, as has been done with Ag, ¹¹ Mo⁷ or W^{10,43} for deposition on Si to the exclusion of SiO₂, or by lowering the temperature and pressure so that film nucleation is easier on Si than on SiO₂, as has been done with W.

Of the various CVD metal processing schemes, CVD W, and to a lesser extent CVD Al, are closest to commercial acceptance. These two processes will now be discussed in detail.


CVD Al. As is illustrated in Fig. 4b, LPCVD Al, deposited by the pyrolysis of $i-(C_4H_9)_3Al$, $^{19-21}$ (tri-isobutylaluminum or TIBAL), exhibits excellent conformal coverage. This is the major reason for its intended application as an interconnect metallization for submicron VLSI circuits. Safer (nonpyrophoric) source materials might accelerate the introduction of CVD Al processing into commercial practice. These have yet to be identified.

Selective CVD Al has recently been demonstrated,⁴⁴ thereby opening CVD Al technology to many of the same applications for which selective CVD W is now being considered. In addition, whereas Si can react extensively with WF₆ during the selective CVD W process,^{45,46} causing damage to devices, TIBAL does not interact with Si, leaving it undamaged.

An important characteristic of the CVD Al film is its rough surface. This roughness manifests itself by rendering the films milky-white in appearance, with low reflectivity,²⁰ which can give rise to photolithographic processing problems. Thick CVD W films, e.g. in Fig. 4c, also exhibit rough surfaces, and, thus far, patterning has been successful.

CVD W. Due to recent intense interest in the commercialization of CVD W technology, its use in VLSI applications is imminent, although in its not seem now which application will be first. Properties such as resistivity and stress, which are important to every application of CVD W, are well documented and are found to be well within the acceptable range. 47 However, the stress of CVD W films on substrates other than Si (i.e. SiO₂ (with various "glue" layers), metals, etc.) needs to be investigated. Further, the electromigration resistance of W is more than adequate for VLSI device requirements, due to its high melting point.

That CVD W is an effective barrier to Al/Si interaction is illustrated in Fig. 6. The RBS spectra show that whereas after a 450°C/30 min anneal the Si/W/Al layered structure is essentially the same as it was in the as-deposited state, a 550°C/30 min anneal leads to the destruction of the layers due to interdiffusion. Although 450°C is a reasonable temperature limit for post-metallization integrated circuit processing, some processing schemes, notably those which involve multilevel metallization and intermediate dielectric layers, may necessitate process temperatures as high as 550°C. Diffusion barriers, other than W, may succeed in this temperature regime. CVD W films would probably also work in this higher temperature regime, if their grain size were not as small as it is, ~1000-3000Å. Larger grain size films or "stuffed" grain-boundary films would undoubtedly be better barriers.



6) RBS spectra of an Al-W-Si structure (1500Å Al/1100Å W/Si substrate) after 30 min. anneals at 450°C and 550°C. Arrows mark the surface positions of the corresponding elements. The as-deposited spectrum, not shown, was identical to the 450°C spectrum.

In conclusion, the advantages of CVD processing, which include conformal coverage, low temperature and radiation-free deposition, the possibility of deposition selectivity, and high purity film formation are certain to insure the use of CVD metallization in future VLSI processing schemes. At this point, CVD W, and to a lesser extent CVD Al technologies are closest to commercial realization. The major applications of CVD W might be as follows:

a) As a multilevel metal via fill: deposited either selectively or nonselectively, the CVD W would not be in contact with Si, so potential problems such as Si consumption and high leakage current would not arise. However, the CVD W would have to be deposited on first level metal,

probably Al, requiring the use of a silicide, e.g., interlayer, due to the native Al₂O₃. Furthermore, the problem of surface roughness would have to be solved, perhaps by depositing W alloys rather than W.

b) As an interconnect or diffusion barrier or plug, but only if the WF₆/Si interactions can be avoided, perhaps through the use of a protective, conductive layer such as CVD TiN on top of the Si.

REFERENCES

- 1. J. L. Vossen and W. Kern, *Thin Film Processes*, (Academic Press, New York, 1978).
- 2. K. Yasuda and J. Murota, Jap. J. Appl. Phys., 22, L615 (1983).
- 3. D. M. Brown, W. R. Cady, J. W. Sprague and P. J. Salvagni, IEEE Trans. Elec. Dev., ED-18, 931 (1971).
- 4. M. L. Green, M. E. Gross, L. E. Papa, K. J. Schnoes and D. Brasen, J. Electrochem. Soc., 132, 2677 (1985).
- 5. V. Lubowiecki, J. L. Ledys, C. Plossu and B. Balland, in *Tungsten and Other Refractory Metals for VLSI Applications II*, (MRS, Pittsburgh, 1987) p. 169.
- 6. N. G. Anantha, V. Y. Doo and D. K. Seto, J. Electrochem. Soc., 118, 163 (1971).
- 7. G. G. Pinneo, in *Proceedings of the 3rd International Conference on CVD*, (ANS, Hinsdale, Ill., 1972) p. 462.
- 8. S. S. Simencov, E. J. Kafedjiiska and A. L. Guerassimov, Thin Solid Films, 115, 291 (1984).
- 9. K. J. Miller, M. J. Grieco and S. M. Sze, J. Electrochem. Soc., 113, 902 (1966).
- 10. C. R. Crowell, J. C. Sarace and S. M. Sze, Trans. Met. Soc. AIME, 233, 478 (1965).
- 11. R. J. H. Voorhoeve and J. W. Merewether, J. Electrochem. Soc., 119, 364 (1972).
- 12. J. J. Casey, R. R. Verderber and R. R. Garnache, J. Electrochem. Soc., 114, 201 (1967).
- 13. T. Sugano, H. Chow, M. Yoshida and T. Nishi, Jap. J. Appl. Phys., 7, 1028 (1968).
- 14. M. J. Rand, J. Electrochem. Soc., 120, 686 (1973).
- 15. J. M. Shaw and J. A. Amick, RCA Review, 306 (1970).
- 16. N. E. Miller and I. Beinglass, Solid State Tech., 25, 85 (1982).
- 17. C. M. Melliar-Smith, A. C. Adams, R. H. Kaiser and R. A. Kushner, J. Electrochem. Soc., 121, 298 (1974).
- 18. F. M. d'Heurle and P. S. Ho, in *Thin Films-Interdiffusion and Reactions*, (J. Wiley and Sons, New York 1978) p. 243.
- 19. M. J. Cooke, R. A. Heinecke, R. C. Stern and J. W. C. Maes, Solid State Tech., 25, 62 (1982).
- 20. M. L. Green, R. A. Levy, R. G. Nuzzo and E. Coleman, Thin Solid Films, 114, 367 (1984).
- 21. R. A. Levy, M. L. Green and P. K. Gallagher, J. Electrochem. Soc., 131, 2175 (1984).