


The A S I C HANDBOOK

A S I C 完备指南



NIGEL HORSPOOL · PETER GORMAN



THE ASIC HANDBOOK

ASIC 完备指南

Nigel Horspool Peter Gorman

清华大学出版社

(京)新登字158号

The ASIC Handbook Nigel Horspool, Peter Gorman

Copyright © 2001 by Prentice Hall PTR

Original English Language Edition Published by Prentice Hall PTR

All Rights Reserved.

For sale in Mainland China only.

本书影印版由培生教育出版集团授权清华大学出版社在中国境内独家出版、发行,香港、澳门特别行政区和台湾地区除外。

未经出版者书面许可,不得以任何方式复制或抄袭本书的任何部分。

本书封面贴有培生教育出版集团激光防伪标签,无标签者不得销售。

北京市版权局著作权合同登记号: 图字: 01-2002-4516

图书在版编目(CIP)数据

ASIC 完备指南 = The ASIC Handbook / 霍斯普尔, 戈尔曼著, 一影印本, 一北京: 清华大学出版社, 2002

(电子工程系列丛书)

ISBN 7-302-06057-6

I.A··· II. ①霍··· ②戈··· III. 集成电路—电路设计—指南—英文 IV. TN402-62

中国版本图书馆 CIP 数据核字(2002)第 086564号

出版者:清华大学出版社(北京清华大学学研大厦,邮编100084)

http://www.tup.tsinghua.edu.cn

印刷者:清华大学印刷厂

发行者: 新华书店总店北京发行所

开 本: 787×960 1/16 印张: 15.75

版 次: 2002年11月第1版 2002年11月第1次印刷

书 号: ISBN 7-302-06057-6/TP・3612

印 数: 0001~6000

定 价: 32.00元

出版前言

电子工程是信息科学的基础。高等学校新的教学要求指出:计算机专业和电子学专业的学生应相互学习并渗透到彼此的专业领域,拓宽知识面,以适应信息技术飞速发展的时代。培养通晓相关专业领域知识的人才,已成为21世纪理工科教育的迫切要求。为此,我们挑选与信息科学、电子学有关的国外优秀著作,组成"电子工程系列丛书(影印版)",奉献给国内读者。1999年我们曾推出了奥本海姆的《信号与系统第2版》、奥法尼德斯的《信号处理导论》和拉贝的《数字集成电路》。这三本影印版图书获得了读者的广泛支持。本世纪我们将继续进行这项工作。根据读者的意见,今后我们出版的影印版图书,其开本尺寸不再缩小,基本保持其原版开本尺寸。

我们希望,这套丛书能为国内高校师生、工程技术人员以及科研单位的工作人员提供新的知识和营养,也衷心期待着读者对我们一如既往的支持。

清华大学出版社 计算机教育出版事业部 2002 年 10 月

About the Authors

NIGEL HORSPOOL has nearly 15 years experience as a designer and project manager on ASIC and other projects. He has worked extensively in image processing, networking, signal processing, and computer graphics, and is now an independent consultant for the Philips International Technology Centre, Leuven, Belgium.

PETER GORMAN has spent over a decade working in FPGA and ASIC design for companies such as 3Com and Philips—where he now serves as senior design consultant. He has held senior design engineering, project management, and design team management roles in projects ranging from digital video and data networking to CD/DVD and USB.

PREFACE

This book is a practical, step-by-step guide to the process of designing digital Application-Specific Integrated Circuits, or ASICs, as they are universally referred to in the industry. These components lie at the heart of nearly all successful electronic products. In the early 1990s, only a relatively small number of companies had in-house ASIC design teams. Outside of these, third-party ASIC design companies serviced the rest of what was still a relatively small market. ASIC know-how was considered an esoteric subject. By the late 1990s, less than 10 years later, this situation had transformed far beyond what anyone could have projected. Access to ASIC expertise had become and remains a survival requirement for all the major companies in the electronics industry and for many small and medium-sized enterprises, too. Such has been the explosive growth in demand for experienced ASIC teams that there is now a significant shortfall in supply. Those companies that do succeed in attracting ASIC expertise and developing it to its maximum potential hold the key to making market-winning products that can yield enormous returns on investment. Herein lies the value of this publication.

The book's aim is to highlight all the complex issues, tasks and skills that must be mastered by an ASIC design team in order to achieve successful project results. It targets ASIC and non-ASIC readers in its scope. The techniques and methodologies prescribed in the book, if properly employed, can significantly reduce the time it takes to convert initial ideas and concepts into right-first-time silicon. Reducing this ever-critical time to market does not simply save on development costs. For new products or new market segments, it provides the opportunity for getting the product there ahead of the competition and, thus, creates the potential for significantly increased market share.

xvi Preface

The book covers all aspects of ASIC-based development projects. It includes a detailed overview of the main phases of an ASIC project. Dedicated chapters provide comprehensive coverage of the key technical issues, and a further section of the book deals with relevant management techniques. The technical methods include design for reuse, high-quality design approaches, VHDL/Verilog coding tips and synthesis guidelines. Management skills such as team building are presented, as are ASIC leader tasks such as planning, risk reduction and managing relationships with ASIC vendors.

The book has been written by two ASIC consultants who have worked on many successful ASIC projects in a variety of companies. They are interested in both the technical and management aspects of ASIC design. They are motivated by a desire to find and formulate continuous improvements in approaches to design and development processes. The book was written partly for their own benefit, to capture their own experiences with a view to helping them reproduce successful techniques and methodologies on future projects. Their hope now is that others can also benefit from their work. The book is intended to act as a companion guide to an ASIC team. It can be read in its entirety or subject by subject, as the need arises. It should be reread at the outset of each project and referred to frequently as the project progresses.

Who Should Read This Book

The book is aimed at anyone who wants to understand the elements of an ASIC project. It is also aimed at anyone interested in improving quality, reducing risks and improving time to market. Although some prior knowledge is an advantage in reading some of the more technical chapters, many sections of the book can be read and understood by beginners; therefore, the book is a good starting point for people beginning ASIC careers or contemplating this as an option. Broadly speaking, three groups of people will be interested in the book: non-ASIC engineers, ASIC project managers and ASIC design engineers.

Non-ASIC People

There are many people who have a vested interest in ASIC projects achieving their goals. The ASIC often forms part of a larger overall project that combines software, printed circuit board, mechanical and system design disciplines. In a multi-disciplined team, it is essential that at least a number of key people have a degree of cross-discipline knowledge. Such knowledge enables them to understand the opportunites and limitations that exist when the various disciplines come together, and it allows them to make educated decisions and trade-offs. Additionally, most progressive engineers have

The Structure of the Book xvii

a natural desire to learn about other disciplines on their own initiative, whether it is an absolute requirement or not. This book provides the non-ASIC engineer with the opportunity to understand the world of ASICs.

Senior managers, many of whom predate the ASIC revolution or come from completely different backgrounds, such as marketing or finance, also stand to benefit from this book. In addition to the management essentials that are covered, sections from several of the technical chapters will be within their grasp and will add to their knowledge of what they are dealing with.

ASIC Project Managers

ASIC projects are very complex and require project managers with a wide range of knowledge and skills. Project managers are frequently promoted from design engineering positions, where they may have been focused on relatively narrow or specialist areas. They are, therefore, often thrown in at the deep end when it comes to knowledge of the wider design process and knowledge of management techniques. This book is aimed at those project managers who want to understand and improve the entire ASIC design process. The book clearly explains the project flow and quality approaches to design. It is also useful for project managers who want to improve their project management skills covering issues such as team motivation, managing third-party ASIC vendors and monitoring and managing risks through all the phases of a project.

Design Engineers

Good design engineers are always keen to improve their knowledge and the quality of their work. They may initially participate in only a limited part of the ASIC design process, and it may take several years before they get hands-on exposure to the full spectrum of activities involved. This book defines the full ASIC process, describing good design practices, guidelines for reuse, top-down methodologies and coding and synthesis approaches. The design techniques described will enable engineers to design to a higher quality in shorter time scales.

The Structure of the Book

The book is structured into a number of parts that are formed from one or more chapters. The first chapter, "Phases of an ASIC Project," in section 1, "Project Overview," gives a detailed description of each of the phases of an ASIC project. It provides an overview of technical issues and planning tasks that are required at each stage of the design.

The second section, "Design Techniques," deals with technical issues, including design reuse, quality design approaches, simulation techniques, VHDL/Verilog coding tips, and synthesis guidelines. These chapters provide practical advice on these topics. They address higher-level problems, such as design approach and quality test environments, rather than presenting an academic course on low-level device physics. They are useful for both seasoned and less experienced design engineers.

The next section, "Project Management," deals with project management aspects such as planning, risk reduction and dealing with ASIC vendors. The techniques described here can be reapplied to successive projects and refined to match best the characteristics of each new project that is undertaken. Although there are numerous books available on project management, they tend to be quite broad in their scope. The project management section in this book treats the subject in an ASIC-specific context.

The fourth section, "People and Team Management," aims to provide the project manager with an introduction to the subject of people and team management. Again, this is framed in an ASIC delevopment context. Some basic knowledge of motivation techniques, communication issues and team management theory will help projects to run more smoothly. A well-structured and highly motivated team will bring a project to a successful conclusion sooner and produce quality results that can be reused in future designs.

The book closes with "EDA Tools." There is an abundance of EDA tools on the market. This chapter picks out a few of the more commonly used types and explains their purpose.

ACKNOWLEDGMENTS

We would like to thank the following people, who have contributed in a variety of ways toward making this book possible—David Law, Killian O'Sullivan, James Wright, Frank Werner, David Wilton, Charles Dancak, Jim Hendron and Teresa Lennon.

CONTENTS

Preface	χV
Acknowledgments	xix
Chapter 1 • Phases of an ASIC Project	1
1.1 Introduction	1
1.2 List of Phases	1
1.3 Prestudy Phase	3
1.4 Top-Level Design Phase	5
1.5 Module Specification Phase	8
1.5.1 Tasks for the Bulk of the Team	9
1.5.2 Other Tasks	10
1.6 Module Design	11
1.6.1 Tasks for the Bulk of the Team	12
1.6.2 Other Tasks	13
1.7 Subsystem Simulation	15
1.7.1 Tasks for the Subsystem Simulation Team	16
1.7.2 Project Leader Tasks	17
1.8 System Simulation/Synthesis	17
1.8.1 Tasks for the System Simulation Team	18
1.8.2 Tasks for the Synthesis Team	21
1.8.3 Project Leader Tasks	22

٧

vi	Table of Contents

1.9 Layout and the Backend Phase	23
1.10 Postlayout Simulation/Synthesis	25
1.11 ASIC Sign-Off	27
1.12 Preparation for Testing Silicon	28
1.13 Testing of Silicon	30
1.13.1 Project Leader Tasks	32
1.14 Summary	33
1.14 Summary	33
Chapter 2 • Design Reuse and	
System-on-a-Chip Designs	35
2.1 Introduction	35
2.2 Reuse Documentation	36
2.2.1 Functional Overview	36
2.2.2 Interface Description	36
2.2.3 Implementation Details	37
2.2.4 Timing Diagrams	37
2.2.5 Test Methodology	37
2.2.6 Clocking Strategy	37
2.2.7 Source Code Control Strategy	38
2.2.8 Synthesis/Layout Approach	38
2.2.9 Module Validation Approach	38
2.2.10 Programmer's Reference Guide	38
2.3 Tips and Guidelines for Reuse	39
2.3.1 Company Standards	39
2.3.2 Coding Style	39
2.3.3 Generics and Constants	40
2.3.4 Clock Domains, Synchronous Design, Registers and Latches	41
2.3.5 Use of Standard Internal Buses	42
2.3.6 CPU-Addressable Registers	42
2.3.7 Technology Specifics	43
2.3.8 Verification, Testbenches and Debugging	43
2.3.9 VHDL versus Verilog	44
2.3.10 Live Documentation	44
2.3.11 Reviewing	44
2.4 SoC and Third-Party IP Integration	44
2.4.1 Developing In-House versus Sourcing Externally	45
2.4.2 Where to Source IP	46
2.4.3 Reducing the Risk with Parallel Third-Party IP Development	47

Table of Contents		٧
2.4.4	Issues with Third-Party IP	48
2.4.5	Processor and DSP Cores	50
2.5 Sys	stem-Level Design Languages	5
2.6 Vii	tual Socket Interface Alliance	51
2.7 Su	mmary	51
Chapter 3	A Quality Design Approach	53
	roduction	53
3.2 Pro	ject Design Documentation	54
3.2.1	Specifications	54
	Hierarchy Diagram	54
3.2.3	Design Route Document	55
3.2.4	Module Documentation	56
3.2.5	The Test Approach Document	56
3.3 Rev	views	57
3.3.1	Review of the Architecture Specification/Register	
	Specifications	58
3.4 M o	dule Design and Reviewing	58
3.4.1	Module Specification	58
3.4.2	Module Design Phase	60
3.4.3	Module Coding Phase	62
	Module Simulation/Synthesis Phase	63
3.5 Qua	ality System Simulations	64
	view Checklists	64
	Specification Review Checklist	64
3.6.2	Design Documentation Review Checklist	65
3.6.3	Coding Phase Review Checklist	65
3.7 Sun	nmary	66
Chapter 4	Tips and Guidelines	69
4.1 Intr	oduction	69
4.2 Ger	eral Coding Guidelines	69
4.2.1	Simplicity	70
4.2.2	User-Defined Types and Complex Data Types	70
4.2.3	Naming Conventions	71
4.2.4	Constants	72
4.2.5	Use of Comments	72
4.2.6	Indentation	73

viii Table of Contents

4.2.7	Ordering I/O Signals and Variable Declarations	74
4.2.8	Consistent Logic Assertion Levels	74
4.2.9		75
4.2.10	Unused States in State Machines	76
4.2.11	Glitch Sensitivity	77
4.2.12	Modular Interfaces	77
4.3 Co	ding for Synthesis	78
4.3.1	Inferred Latches	78
4.3.2	Sensitivity Lists	79
4.3.3	Registering Module Outputs	79
4.3.4	Reset Values on Registered Signals	80
4.3.5	State Machine Coding Styles	80
4.3.6	Multiplexers and Priority	81
4.3.7	Resource Sharing	81
4.3.8	Constructs That Will Not Synthesize	83
4.4 Co	ding for Testability	83
4.4.1	Coding for Functional Simulation/Functional Verification	83
4.4.2	Scan-Test Issues	86
4.5 Coo	ling for Multiple Clock Domains	87
4.5.1	Use of Multiple Clocks	87
4.5.2	Crossing Clock Boundaries	88
4.6 Sun	nmary	92
Chapter 5	ASIC Simulation and Testbenches	93
5.1 Intr	oduction	93
5.2 Qua	ality Testbenches	94
5.2.1	Generating Input Stimuli	95
5.2.2	Running the Tests	97
5.2.3	Comparing and Logging the Results	99
5.3 Sim	ulation Strategy	101
5.3.1	Software Hierarchy	102
5.3.2	The Software Driver Testbench	102
5.3.3	C Model Cosimulation	103
5.3.4	Co-Verification Tool	104
5.3.5	Converting the C Code	105
5.4 Exte	ending the Simulation Strategy	105
5.5 Red	ucing Top-Level Simulation Run Times	106

Table of Contents ix

5.5.1	Increasing Workstation Performance	106
5.5.2	Changing Simulation Tools	107
5.5.3	Analysis of Simulation Statement Executions	107
5.5.4	Preloading RAMs	107
5.5.5	Using Behavioral Models/Test Modes	107
5.5.6	Running Tests in Batch Mode	108
5.6 Spc	eding Up Debugging	108
5.6.1	Saving Simulation Snapshots	108
5.6.2	Source Code Debugging	108
5.7 Dif	ferent Types of Testing	109
5.7.1	Module Testing	109
5.7.2	Subsystem Testing	110
5.7.3	Chip-Level Testing	111
5.7.4	Gate-Level Testing	111
5.7.5	Postlayout Testing	112
5.7.6	Board-Level Testing	112
5.8 Ger	neration of ASIC Test Vectors	112
5.9 Sur	nmary	113
Chapter 6	• Synthesis	115
6.1 Intr	oduction	115
6.2 The	General Principle	116
6.3 Top	-Down versus Bottom-Up Synthesis	116
6.4 Phy	sical Synthesis Tools	117
6.5 Scri	pts versus GUIs	118
6.6 Cor	nmon Steps in Synthesis Scripts	119
6.6.1	Sample Script Action Sequence	119
6.6.2	Sample Scripts	123
6.7 Dire	ectory Structures	129
6.8 Spe	cial Cells	129
6.8.1	Handling Memory Cells	129
(00		
6.8.2	I/O Cells	130
	I/O Cells Other Special Cells	130 130
6.8.3		
6.8.3 6.9 Mis	Other Special Cells	130
6.8.3 6.9 Mise 6.9.1	Other Special Cells cellaneous Synthesis Terms, Concepts and Issues	130 130

6.9.4	Characterize and Compile	133
6.9.5	Overconstraining Designs	133
6.9.6	Grouping and Weighting	134
6.9.7	Flattening	134
6.9.8	dont_touch Attributes	135
6.9.9	Black Boxing	135
6.10 Ma	naging Multiple Clock Domains	135
6.10.1	Isolate the Asynchronous Interfaces	136
6.10.2	Identify Synchronizing Flip-Flops	
	with Unique Names	136
6.10.3	Set False Paths Across Known	
	Asynchronous Boundaries	136
6.11 Ma	naging Late Changes to the Netlist	136
6.11.1	Complete Resynthesis	137
6.11.2	Partial Resynthesis	137
6.11.3	Editing the Gate-Level Netlist	137
6.12 Sun	nmary	138
Chapter 7	Quality Framework	139
-	Quality Framework oduction	139 139
7.1 Intro	-	
7.1 Intro 7.2 The	oduction	139
7.1 Intro 7.2 The 7.2.1	oduction Directory Structure	139 139
7.1 Intro 7.2 The 7.2.1 7.2.2	oduction Directory Structure engineer_work_area	139 139 140
7.1 Intro 7.2 The 7.2.1 7.2.2 7.2.3	oduction Directory Structure engineer_work_area reference_files	139 139 140 141
7.1 Intro 7.2 The 7.2.1 7.2.2 7.2.3 7.2.4	oduction Directory Structure engineer_work_area reference_ files top_level_simulations	139 139 140 141 141
7.1 Intro 7.2 The 7.2.1 7.2.2 7.2.3 7.2.4 7.2.5	oduction Directory Structure engineer_work_area reference_ files top_level_simulations release_area	139 139 140 141 141
7.1 Intro 7.2 The 7.2.1 7.2.2 7.2.3 7.2.4 7.2.5 7.2.6	oduction Directory Structure engineer_work_area reference_ files top_level_simulations release_area Source Control	139 139 140 141 141 141
7.1 Intro 7.2 The 7.2.1 7.2.2 7.2.3 7.2.4 7.2.5 7.2.6 7.2.7	oduction Directory Structure engineer_work_area reference_files top_level_simulations release_area Source Control Synthesis Directory	139 139 140 141 141 141 142 142
7.1 Intro 7.2 The 7.2.1 7.2.2 7.2.3 7.2.4 7.2.5 7.2.6 7.2.7 7.3 Doc	oduction Directory Structure engineer_work_area reference_files top_level_simulations release_area Source Control Synthesis Directory Templates	139 139 140 141 141 141 142 142
7.1 Intro 7.2 The 7.2.1 7.2.2 7.2.3 7.2.4 7.2.5 7.2.6 7.2.7 7.3 Doc 7.4 Free	oduction Directory Structure engineer_work_area reference_files top_level_simulations release_area Source Control Synthesis Directory Templates umentation Storage	139 139 140 141 141 141 142 142 142 143
7.1 Intro 7.2 The 7.2.1 7.2.2 7.2.3 7.2.4 7.2.5 7.2.6 7.2.7 7.3 Doc 7.4 Free 7.5 Faul	oduction Directory Structure engineer_work_area reference_files top_level_simulations release_area Source Control Synthesis Directory Templates umentation Storage ezing Documents and Controlled Updates	139 139 140 141 141 141 142 142 142 143
7.1 Intro 7.2 The 7.2.1 7.2.2 7.2.3 7.2.4 7.2.5 7.2.6 7.2.7 7.3 Doc 7.4 Free 7.5 Faul 7.6 Sour	Directory Structure engineer_work_area reference_files top_level_simulations release_area Source Control Synthesis Directory Templates umentation Storage ezing Documents and Controlled Updates It Report Database	139 139 140 141 141 141 142 142 142 143 143
7.1 Intro 7.2 The 7.2.1 7.2.2 7.2.3 7.2.4 7.2.5 7.2.6 7.2.7 7.3 Doc 7.4 Free 7.5 Faul 7.6 Sour 7.7 Mak	Directory Structure engineer_work_area reference_files top_level_simulations release_area Source Control Synthesis Directory Templates umentation Storage ezing Documents and Controlled Updates It Report Database ree Code Control	139 139 140 141 141 141 142 142 142 143 143 143

хi

Chapter 8	 Planning and Tracking ASIC Projects 	147
8.1 Ove	erview	147
8.2 Bas	sic Planning Concepts	147
	cess for Creating a Plan	150
8.3.1	Definition of Deliverables	151
8.3.2	Task Breakdown	152
8.3.3	Assigning Dependencies	153
8.3.4	Allocation of Resources	154
8.3.5	Refining the Plan	155
8.3.6	Reviewing the Plan	156
8.4 Trae	cking	157
8.4.1	Tracking Methods	158
8.5 Sun	nmary	159
Chapter 9	Reducing Project Risks	161
9.1 Intr	oduction	161
9.2 Tra	de-Offs Between Functionality, Performance,	
Cos	t and Timescales	162
9.3 Min	imizing Development Risks	163
9.3.1	Selecting the Team	164
9.3.2	ASIC Architecture	164
9.3.3	High-Level Architectural Modeling	165
9.3.4	Interface Specifications	165
9.3.5	Managing Changing Design Requirements	166
	Programmability	166
9.3.7	Regular Design Reviews	167
9.3.8	Early Trial Synthesis	168
	Early Trial Layouts	168
9.4 Red	ucing the Risk of Design Bugs	168
9.4.1	Simulation	169
	Emulation	170
	FPGAs	170
	Fast-Turnaround ASICs	171
	Early Sign-Off	172
	s in Meeting ASIC Vendor Criteria	173
	Power Consumption Issues	173
9.5.2	Package/Pin-Out	174