· 支业 英 读 阅 语

计算机专业 英语阅读 ^(第286)



主编 王开铸

哈尔滨工业大学出版社

内 容 提 要

本文通过计算机各领域知识的介绍,使学生了解和掌握常用的计算机专业英语词汇。书中内容包括微机结构、算法语言、数据库、编译系统、操作系统、网络协议以及多媒体技术等方面的知识。书后附有常用计算机专业英语词汇表。

本书可作为计算机专业的计算机英语阅读课教材,也可供有关计算机专业的科研、教学人员、计算机应用人员以及计算机爱好者使用。

计 算 机 英 语 **计算机专业英语阅读**

Jisuanji Zhuanye Yingyu Yuedu 主编 王开铸

X-

哈尔滨工业大学出版社出版发行(哈尔滨市南岗区复兴街18号 邮编150001)哈尔滨工业大学印刷厂印刷

×

开本 787 × 1092 1/32 印张 8.25 字数 266 千字 1995 年 8 月第 1 版 1997 年 12 月第 2 版第 3 次印刷 印数 16 001—26 000

ISBN 7-5603-1106-7/H·80 定价 11.00 元

再版前言

本书问世两年多来,得到了多方同仁和读者的厚爱,值此再版之机,深表谢意。

为适应计算机技术的迅猛发展,本书内容上新增了两章,即第七、八章,由刘挺编写,原第七章改为第九章。第七章是计算机网络,介绍了计算机网络发展的现状和 ISO 参考模型及其七个层次。第八章是多媒体技术,介绍了多媒体的基本概念,描述了四种多媒体计算机系统。本次再版,对全书又做了许多订正工作。

作者深感出一本高质量的书,需作者和读者双方面的努力和培植。因此,再次真诚希望广大读者多提宝贵意见。

作 者 1997年12月

前言

随着计算机的普及,计算机专业英语已逐渐成为计算机 专业的一门必修课,为配合大学本、专科计算机专业的英语阅 读教学,我们哈尔滨工业大学计算机科学与工程系部分授课 教师编写了这本书。

本书的编写目的首先是让学生掌握计算机专业英语的基本专业术语,其次是为了使学生了解一些计算机专业的基本知识。

全书共分九章。第一章是硬件部分,主要介绍了8086系列的有关内容,包括存贮器、微处理器和总线等等。

第二章和第三章为语言部分,介绍了 FORTRAN 语言和 C 语言的发展历史、概况和语言结构等。

第四章是数据库,通过本章的学习,使学生掌握一些数据 库方面的词汇和数据库的物理描述、逻辑描述及其描述语言。

第五章是操作系统,本章介绍了操作系统的重要性、资源 管理、进程管理和操作系统的术语等。

第六章是编译系统,本章介绍了编译系统的基本内容及 其术语。

第七章是学术论文,本章收集了有代表性的两篇论文,目 的是让学生了解英语学术论文的结构、写作方法和一些专业 词汇等等。

本书的后半部是各章的参考译文,学生可参考这些译文

理解原文。书末附有常用的专业术语,以便学生阅读和写作英语文章时查阅。

本书的第一、二章和第七章由吴岩编写;第三、四章由李 秀坤编写;第五、六章由王开铸编写。全书由王开铸统稿、定 稿。

由于作者水平有限,本书在编写过程中难免出现疏漏,我们期待同行和读者批评指正。

作 者 1997年12月 于哈尔滨工业大学

目 录

CHAPTER 1 The 8086 Primer ·····	
1.1 Overview	(1)
1.2 8086 Family Architecture ·····	(4)
1.3 8086 Central Processing Units(CPUs)	(7)
1.4 Memory and Input/Output(I/O) ······	(12)
1.5 8086 Instruction Set	(16)
CHAPTER 2 FORTRAN 77 ······	(22)
2.1 Introduction ·····	(22)
2.2 Constants, Variables and Expressions	(26)
2.3 Control Statement and Structured Program	(29)
2.4 Input and Output ·····	(33)
CHAPTER 3 The C Language	(38)
3.1 History and the Characteristic of C	(41)
3.2 Computer ·····	(41)
3.3 Programming and Using C Compilers and C	
Interpreters	(45)
3.4 Program Format	(49)
3.5 Programming Errors and Modifying Programs	(53)
CHAPTER 4 Data Base System	(57)
4.1 Introduction ·····	(57)
4.2 Data Base System	(61)
4.3 Three Data Models	(64)
4.4 Logical Design and Physical Design ·····	(67)
4.5 Data Description Languages	(69)
CHAPTER 5 Operating System	(72)
5.1 Importance of Operating System	(72)

5.2 Operating System Terminology (73)
5.3 Operating System Based on the View of Resource
Manager (75)
5.4 Operating System-Process Viewpoint (77)
5.5 Operating System-Hierarchical and Extended
Machine View (80)
CHAPTER 6 Compiler Overview (84)
6.1 Scanner (85)
6.2 Parser (89)
6.3 Intermediate Code Generator and Optimizer (93)
6.4 Code Generator and Error Recovery (97)
CHAPTER 7 Computer Networks (102)
7.1 Introduction
7.2 The ISO Reference Model (107)
CHAPTER 8 Multimedia Computing (112)
8.1 Introduction
8.2 Multimedia Computer System I (115)
8.3 Multimedia Computer System II (118)
CHAPTER 9 Papers (121)
Sample 1 A Temporal Logic for Specification and
Verification of Protocol (121)
Sample 2 A Chinese Question-answer Experimental
System Based on the Sense Coherence Among
the SNEs (132)
译文
第一章 8086 入门
1.1 概述(145)
1.2 8086 系列的体系结构(147)
1.3 8086 中央处理单元(149)
1.4 内存和输入输出(I/O) ······(152)

	1.5	808	6 ŧ	台令	系统	••••	••••	• • • • •	•••••	• • • • • •	•••••	• • • • • • •	(154)
	二章	Ī	FO	RTI	RAN	7 7 ·	••••	••••	• • • • •	• • • • • •	•••••		(158)
		介绍	绍·	• • • •	• • • • •	• • • • •	••••	••••	••••	• • • • • •	•••••	•••••	(158)
	2.2	常	数、	变量	和表	長达	大	• • • • •	• • • • •	• • • • • •	•••••	• • • • • •	(160)
	2.3	控制	制记	手句	和结	构有	上程月	予 …	• • • • •	• • • • • •	•••••	• • • • • •	(163)
												• • • • • •	(164)
第												• • • • • • •	(168)
	3.1	Сì	吾言	的	历史:	和特	f点	• • • • •	• • • • •	• • • • • •	•••••		(168)
	3.2	计:	算机	Į		••••		••••	• • • • •	• • • • • •			(170)
												•••••	(172)
													(175)
	3.5	程	序设	设计	错误	和修	多改	程序	••••	• • • • • •			(177)
第	四重	\$	数	据库	系纺	ċ		• • • • •	••••	• • • • • •			(180	()
	4.1	介:	绍			• • • • •			••••	• • • • • •			(180	1)
	4.2	数	据月	军系	统		• • • • •			• • • • •			(183	(
	4.3	三	种类	女据	模型		• • • • •		· · · · · ·	• • • • • •	• • • • • •		(185	;)
	4.4	逻	辑记	设计	和物	理证	设计				• • • • • •		(186	;)
	4.5	数	据扌	苗述	语言	٠			• • • • •	• • • • • •			(188	;)
釺	五章	章	操	作系	统·			• • • • •	<i>.</i>	•••••			(189)
	5.1	操	作	系统	的重	要怕	生 …		• • • • •			• • • • • • • • • • • • • • • • • • • •	(189))
	5.2	操	作系	系统	的术	:语							(189)
	5.3	基	于第		管理	观,	点的	操作	系统	t		• • • • • • • •	(190))
	5.4	操	作	系统	<u> </u>	-进和	星观	点.	• • • • •	· • • • • •			(192	2)
	5.5	5 操	作	系统	<u>.</u>	-层{	欠和	扩充	机器	8观点	ί		(193	3)
身	六:	音	编	译科	皇序棋	既述			• • • • •		• • • • • •		(196	5)
-	6.1	日扫	描程	程序					• • • • •		• • • • • •		(196	5)
	6.2	2 分	析	器・		• • • • •		• • • • •	• • • • •		• • • • • •	• • • • • • •	(198	3)
	6.3	3 中	间(代码	生成	和	优化		••••				(20	1)
	6.4	· 4 代	码	丰成	器利	1错i	吳校	正 ·					(20	4)

第七章	计算机网络 ·····	(207)
7.1 简	介	(207)
7.2 IS	0 参考模型	(210)
第八章	多媒体计算机技术 ······	(214)
8.1 引	言	(214)
8.2 多	媒体计算机系统 I	(216)
8.2 多	媒体计算机系统Ⅱ	(218)
第九章	学术论文	(221)
例文1	有关协议的说明和验证的一个时序逻辑	• • • • • •
	•••••	(221)
例文 2	2 在事件语义网络中基于意义相关的中文	
	问答实验系统	(230)
Appendix	Computer Terminology	(238)
	-	

CHAPTER 1 The 8086 Primer

1.1 Overview

The 8086 has four sets of registers. The first set contains general registers that are used to hold intermediate results. The second set contains pointer and index registers that are used to locate information within a specified portion of memory. The third set contains segment registers that are used to specify these portions of memory, and the fourth set contains the instruction pointer. There are also nine flags in the 8086. These flags are used to record the state of the processor and to control its operation. The 8086 can access up to 1 000 000 bytes of memory and up to 65 000 input or output ports.

The 8086 is a single integrated-circuit chip containing most of the components that make up a computer. The chip also contains all of the registers and flags. The memory and input/output ports are not contained on the chip, but they can be easily connected to the chip to form a computer.

Typical computer instructions involve locating designated operands (data to be processed), performing an operation on the values of these operands, and storing the result back into a designated result location. The locations of the operands and the result can be either in memory or in a register as designated by the instruction.

The memory in an 8086 system is a sequence of up to 2²⁰ 8-bit quantities called bytes. Each byte is assigned a unique address ranging from 0

to $2^{20} - 1$. Any two consecutive bytes in memory are defined as a word. Each byte in a word has a byte address, and the smaller of these two addresses is used as the address of the word.

The 8086 has some instructions that access (read or write) bytes and other instructions that access words. For the 8086, the amount of information which transfers to or from memory at one time is always 16-bits. In the case of byte instructions, only eight of those bits are used and the other eight are ignored. The 16-bits are always the contents of two consecutive bytes in memory starting with a byte at an even address.

Since the 8086 can address up to 2^{20} bytes of memory, it would seem that within the 8086 processor, byte and word address must be represented as 20-bit quantities. In fact, the 8086 was designed to perform 16-bit arithmetic, and thus the address objects it manipulates can only be 16 bits in length. An additional mechanism is required to build addresses.

The things connecting an 8086 system to the rest of the world are called ports. The 8086 can access up to 2¹⁶ 8-bit ports analogous to memory bytes. Each 8-bit port is assigned a unique address ranging from 0 to 2¹⁶-1. Any two consecutive 8-bit ports can be treated as a 16-bit port analogous to memory words. Through these ports, 8086 can receive information about external events and can send out signals that control other events.

The 8086 processor contains a total of thirteen 16-bit registers and nine 1-bit flags. The registers are subdivided into four sets. Three of the sets each contain four registers. The thirteenth register is the instruction pointer. The programmer does not use it, so it is in a set by itself.

The registers are divided into the general registers, the pointer and index registers, and the segment registers.

Instructions in 8086 usually perform operations on one or two operands. In the case of one operand, the operand-addressing mode is

sometimes referred to as indirect memory addressing because the operand is in memory but the offset is not specified directly. For the two operands, the two-operand instruction using the w field to indicate the operands are eight bits (w=0) or 16 bits (w=1). Another is a new field not encountered before, namely the d field (d stands for destination). The d field specifies whether the result should be stored back into the operand specified by the mod field and r/m field (d=0) or into operand specified by the reg field (d=1).

The operand into which the result is to be stored is called the destination operand, and the remaining operand is called the source operand.

One of the operands of a two-operand instruction can be a constant contained in the instruction itself. Since instructions are frequently located in read-only memories (ROMs), this would be a ideal place to keep constant operands. It is not allowed by the memory to store a result back into such an operand.

New words and Phrases

寄存器 register 通用寄存器 general register 中间结果 intermediate result pointer and index register 针和索引寄存器 information 信息 memory 内存 段寄存器 segment register 指令指针 instruction pointer 标志位 flag **小理器** processor operation 操作

比特,位 hit byte 字节 word 字 manipulate 操作 input or output port 输入或输 出端口 integrated-circuit chip 集成电 路芯片 操作数 operand 指明,标示 designate external event 外界事件 operand-addressing model 操 作数 寻址模式
offset 偏移量
even address 偶地址
destination operand 目标 操
作数

source operand 源操作数
Read-Only Memory(ROM) 只读存贮器
constant operand 常量操作数

1.2 8086 Family Architecture

The 8086 family is considered individually as third-generation microprocessors. This system architecture specifies how the processors and other components relate to each other, and it is the key to the exceptional versatility of these products. The components in the 8086 family have been designed to operate together in diverse combinations within the systematic framework of the overall family architecture. So a single family of components can be used to solve a wide array of microcomputing problems. Finally, the modular structure of the family architecture provides an orderly way for systems to grow and change. All the components which constitute the 8086 microprocessor family are described as follows:

Microprocessors

Microprocessors have the following characteristics:

- 1. Standard operating speed is 5 MHz (200 ns cycle time); a selected 8 MHz version of the 8086 CPU is also available.
 - 2. Chips are housed in reliable 40-Pin packages.
- 3. Processors operate on both 8-bit and 16-bit data types; but internal data paths are at least 16-bits wide.
- 4. Up to 1 megabyte of memory can be addressed, besides a separate 64K byte I/O space.
 - 5. The address/data and status interfaces of the processors are com- \cdot 4 \cdot

patible (the address and the data buses are time-multiplexed at the processor, i.e., an address transmission is followed by a data transmission over a subset of the same physical lines).

The 8086 is third-generation central processing units (CPU) that differ primarily in their external data paths. In one bus cycle, the 8086 can transfer either 8-bit or 16-bits. Therefore, the 8086 is capable of greater throughput. The processor has two kinds of operating mode.

In maximum mode, an 8288 Bus Controller assumes responsibility for controlling devices attached to the system bus; in minimum mode, the CPUs emit the bus control signals needed by memory and I/O peripheral components.

Interrupt Controller

The 8086 family-compatible version of the familiar 8259 has been enhanced to operate on the advanced interrupt facilities of the 8086 and the 8088 CPUs. The 8059A accepts interrupt requests from up to eight sources at most.

· Bus Interface Components

Except for the 8284, all components are optional; their inclusion in a system is based on the needs of the application. All of the bus interface components are implemented using bipolar technology to provide high-quality, high-drive signals and very fast internal switching.

Multiprocessing

Employing multiple processors in medium to large systems offers several significant advantages over the centralized approach that relies on a single CPU and extremely fast memory.

The 8086 family architecture is explicitly designed to simplify the development of multiple processor systems by providing facilities for coordinating the interaction of the processors. The architecture supports two types of processors: independent processors and coprocessors. The 8086

family architecture provides built-in solutions to two classic multiprocessing coordination problems: bus arbitration and mutual exclusion.

Bus Organization

The 8086 family has two different types of buses: system and local. Both buses may be shared by multiple processors. Microprocessors are always connected to a local bus, and memory and I/O components usually reside on a system bus. The 8086 family bus interface components link a local bus to a system bus.

The local bus is optimized for use by the 8086 family microprocessors. Standard memory and L/O components are not attached to the local bus, so information can be multiplexed and encoded to make very efficient use of processor pins. A full implementation of an 8086 system bus consists of the following five sets of signals: address bus, data bus, control bus, interrupt lines, and arbitration lines. The system bus designed as is modulars and subsets may be implemented according to the needs of the application. A group of bus interface components transforms the signals of a local bus into a system bus. The number of bus interface components required to generate a system bus depends on the size and complexity of the system.

The processor(s) and bus interface group(s) that are connected by a local bus constitute a processing module. A simple processing module could consist of a single CPU and one bus interface group. A more complex module would contain multiple processors, such as two IOPs, or a CPU and one or two IOPs. One bus interface group typically links the processors in the module to a public system bus; a second bus interface group may be connected to a processing module's local bus, generating a second bus. This bus can provide the processing module with a private address space that is not accessible to other processing modules.

New Words and Phrases

architecture 体系结构 microprocessor 微处理器 元件,部件 component 多功能性,多方面 versatility 性 产品 product 多种多样的,不同的 diverse 框架,结构 framework microcomputing 微计算 modular 有标准组件的 characteristic 特征 package 组件 megabyte 兆字节 interface 接口 compatible 兼容的,一致的 bus 总线 time-multiplexed 时分多路 path 路径 总线周期 bus cycle 流量,容许量 throughput

控制器 controller 外围部 peripheral component 件 central processing units (CPU) 中央处理部件 interrupt controller 中断控制 槑 设备,机构,容易 facility 协处理器 coprocessor 插入,加入,内部 built-in multiprocessing 多重处理 协调 coordination arbitration 仲裁 mutual exclusion 互斥 operating mode 操作模式 local bus 局部总线 系统总线 system bus encode 译成密码,编码 pin 管脚,杆头,引线

1.3 8086 Central Processing Units (CPUs)

In almost every other respect the processors are identical; software for one CPU will execute on the other without alteration. The outstanding characteristics of 8086 is that it is suitable for an very wide spectrum of microcomputer application. Because of the processors' dual operating modes (minimum and maximum mode) and built-in multiprocessing features, the 8086 can be used in the large domain. Several of the 40 CPU pins have dual functions that are selected by a strapping pin. In the case of minimum mode, these pins transfer control signals directly to memory and input/output devices. In maximum mode these same pins take on different functions that are helpful in medium to large systems, especially systems with multiple processors. The control functions assigned to these pins in minimum mode are assumed by a support chip, the 8288 Bus Controller.

The 8086's CPU is substantially more powerful than any microprocessor previously offered by Intel. The 8086's advantage over the 8088 is attributable to its 16-bit external data bus. Software for high-performance 8086 system need not be written in assembly language. The CPUs are designed to provide direct hardware support for programs written in high-level languages such as Intel's PL/M-86. Most high-level languages store variables in memory; the 8086 symmetrical instruction set supports direct operation on memory operands, including operands on the stack. The hardware addressing modes provide efficient, straightforward implementations of based variables, arrays, arrays of structures and other high-level language data constructs.

Executing a instruction includes the steps shown below:

- 1. Fetch the next instruction from memory
- 2. Read an operand(if nesessary)
- 3. Execute the instruction
- 4. Write the result (if necessary)

While 8086 CPU performs the same steps, it allocates them to two separate processing units within the CPU; they are the execution unit (EU) and the bus interface unit (BIU). The execution unit executes in-