

Shuangbao (Paul) Wang Robert S. Ledley

Computer Architecture and Security

计算机体系结构与安全



"十二五"国家重点图书出版规划项目

INFORMATION SECURITY SERIES

Computer Architecture and Security

计算机体系结构与安全 JISUANJI TIXI JIEGOU YU ANQUAN

Shuangbao (Paul) Wang Robert S. Ledley

图书在版编目(CIP)数据

计算机体系结构与安全 = Computer Architecture and Security: 英文 / 王双保, (美) 莱德利 (Ledley, R. S.) 著. — 北京: 高等教育出版社, 2013.1

(信息安全系列) ISBN 978-7-04-034492-9

I. ①计··· Ⅱ. ①王··· ②莱··· Ⅲ. ①计算机体系结构-系统安全性-研究-英文 Ⅳ. ①TP303②TP309

中国版本图书馆CIP数据核字(2012)第 252944号

策划编辑 陈红英 责任编辑 陈红英 封面设计 张 楠 版式设计 杜微言 责任印制 朱学忠

出版发行 高等教育出版社 咨询电话 400-810-0598 址 http://www.hep.edu.cn 社 址 北京市西城区德外大街 4号 http://www.hep.com.cn 邮政编码 100120 网上订购 http://www.landraco.com 刷 涿州市星河印刷有限公司 印 http://www.landraco.com.cn 开. 本 787mm×1092mm 1/16 次 2013年1月第1版 版 印 张 21.5 EIJ 次 2013年1月第1次印刷 数 490 千字 字 定 价 69.00 元 购书热线 010-58581118

本书如有缺页、倒页、脱页等质量问题,请到所购图书销售部门联系调换

版权所有 侵权必究

物料号 34492-00

"十二五"国家重点图书出版规划项目 INFORMATION SECURITY SERIES

INFORMATION SECURITY SERIES

Information Security Series systematically introduces the fundamentals of information security design and application. The goals of the Series are:

- to provide fundamental and emerging theories and techniques to stimulate more research in cryptology, algorithms, protocols, and architectures
- to inspire professionals to understand the issues behind important security problems and the ideas behind the solutions
- to give references and suggestions for additional reading and further study

Publications consist of advanced textbooks for graduate students as well as researcher and practitioner references covering the key areas, including but not limited to:

- Modern Cryptography
- Cryptographic Protocols and Network Security Protocols
- Computer Architecture and Security
- Database Security
- Multimedia Security
- Computer Forensics
- Intrusion Detection

LEAD EDITORS

Song Y. Yan

London, UK

Moti Yung John Rief Columbia University, USA Duke University, USA

EDITORIAL BOARD

Liz Bacon Kefei Chen University of Greenwich, UK

Matthew Franklin

Shanghai Jiaotong University, China University of California, USA

Dieter Gollmann Yongfei Han Hamburg University of Technology, Germany Beijing University of Technology, China

ONETS Wireless & Internet Security Tech. Co., Ltd. Singapore

KAIST-ICC, Korea

Kwangjo Kim David Naccache Dingyi Pei

Ecole Normale Supérieure, France Guangzhou University, China

Peter Wild

University of London, UK

About the Authors

Shuangbao (**Paul**) **Wang** is the inventor of a secure computer system. He is the recipient of Link Fellowship Award in advanced simulation and training. He holds four patents; three of them have been transferred into industry and put into production. One of his students appeared in *Time Magazine* for doing his class project which he commercialized and still pursues. In addition, one of his published papers ranked the first place in Science Direct's TOP 25 Hottest Articles. His research was awarded the Best Invention Award in Entrepreneurship Week USA at Mason. More recently, he received two University Technology Transfer Awards.

Dr. Wang has extensive experience in academia, industry, and public services. He has held many posts, including professor, director, CEO, CIO/CTO and ranking positions in public services. He is currently a professor at George Mason University. Dr. Wang served as the Chief Information and Technology Officer at National Biomedical Research Foundation (USA) /Georgetown University Medical Center. Earlier, he was the director of the Institute of Information Science and Technology at Qingdao (ISTIQ) where he oversaw more than 120 faculty and staff, acquired 12 grants, won 18 academic awards and was the PI for over 15 grants/projects.

Robert S. Ledley is the inventor of CT scanner and is a member of the National Academy of Science (USA). He has numerous publications in *Science* and several books, and has hundreds of patents and grants. Dr. Ledley is the recipient of the National Medal of Technology (USA) that was awarded to him by President Clinton in 1997. He was admitted to the National Inventors Hall of Fame in 1990.

Dr. Ledley has been the president of the National Biomedical Research Foundation (USA) since 1960. He is also a professor (emeritus) at Georgetown University. Dr. Ledley is the editor-in-chief of four international journals. He has testified before the House and was interviewed by the Smithsonian Institution.

To our parents who care and educate us throughout our journey.

In memory of Dr. Ledley, who pioneered Biomedical Computing.

Preface

This book provides the fundamentals of computer architecture and security. It covers a wide range of computer hardware, system software and data concepts from a security perspective. It is essential for computer and information security professionals to understand both hardware and software security solutions to thrive in the workplace. It features a careful, in-depth, and innovative introduction to modern computer systems and patent-pending technologies in computer security.

In the past, computers were designed without security considerations. Later, firewalls were used to protect them from outside attacks. This textbook integrates security considerations into computer architecture in a way that it is immune from attacks. When necessary, the author creates simplified examples from patent-pending technologies that clearly explain architectural and implementation features.

This book is intended for graduate and undergraduate students, engineers, and researchers who are interested in secure computer architecture and systems. This book is essential for anyone who needs to understand, design or implement a secure computer system.

Studying computer architecture from a security perspective is a new area. There are many textbooks about computer architecture and many others about computer security. However, textbooks introducing computer architecture with security as the main theme are rare. This book introduces not only how to secure computer components (Memory, I/O, network interfaces and CPU) but also how to secure the entire computer system. The book proposes a new model that changes the Neumann architecture that has been the foundation of modern computers since 1945. The book includes the most recent patent-pending technology in computer architecture for security. It also incorporates experiences from the author's recent award-winning teaching and research.

This book also introduces the latest technologies, such as virtualization, cloud computing, Internet computing, ubiquitous computing, biocomputers and other advanced computer architectures, into the classroom in order to shorten the transition time from student to employee.

N Preface

This book has a unique style of presentation. It uses diagrams to explain important concepts. For many key elements, the book illustrates the actual digital circuits so that interested readers can actually build such circuits for testing purposes. The book can also be used as experiment material.

The book also comes with a Wiley Companion Website (www.wiley.com/go/wang/comp_arch) that provides lecture notes, further readings and updates for students. It also provides resources for instructors as well. In addition, the website lists hundreds of security tools that can be used to test computers for security problems.

Students taking courses with this book can master security solutions in all aspects of designing modern computer systems. It introduces how to secure memory, buses, I/O and CPU. Moreover, the book explains how to secure computer architecture so that modern computers can be built on the new architecture free of data breaches.

The concept of computers as stand-alone machines is fading away. Computers are now interconnected and in many cases coordinated to accomplish one task. Most current computer architecture textbooks still focus on the single computer model without addressing any security issues. Computer Architecture and Security provides readers with all of the components the traditional textbooks have, but also the latest development of computer technology. As security is a concern for most people, this book addresses the security issues in depth in all aspects of computer systems.

Acknowledgements

The authors would like to thank Dr. and Mrs. McQuivey for the thorough reviews and editions. Dr. Kyle Letimar provided tremendous help in editing and revising the book proposal. The authors would also like to acknowledge Ms. Anna Chen for her incredible help in preparing this manuscript.

Contents

1	Intro	oduction to Computer Architecture and Security	1		
	1.1	History of Computer Systems	3		
		1.1.1 Timeline of Computer History	5		
		1.1.2 Timeline of Internet History	15		
		1.1.3 Timeline of Computer Security History	28		
	1.2	John von Neumann Computer Architecture	34		
	1.3	1.3 Memory and Storage			
	1.4	1.4 Input/Output and Network Interface			
	1.5	1.5 Single CPU and Multiple CPU Systems			
	1.6	Overview of Computer Security	41		
		1.6.1 Confidentiality	41		
		1.6.2 Integrity	42		
		1.6.3 Availability	42		
		1.6.4 Threats	43		
		1.6.5 Firewalls	43		
	~	1.6.6 Hacking and Attacks	44		
	1.7	.7 Security Problems in Neumann Architecture			
	1.8	Summary	48		
		Exercises	48		
		References	50		
2	Digi	tal Logic Design	51		
	2.1	Concept of Logic Unit	51		
	2.2	Logic Functions and Truth Tables	52		
	2.3	Boolean Algebra	54		
	2.4	Logic Circuit Design Process	55		

	2.5	Gates a	and Flip-Flops	56	
	2.6		are Security	58	
	2.7		and VLSI	58	
		2.7.1		59	
		2.7.2	A RIFD Student Attendance System	59	
	2.8	Summa	•	65	
		Exercis		67	
		Refere		67	
3	Computer Memory and Storage				
	3.1	_	Bit Memory Circuit	68	
	3.2		er, MAR, MDR and Main Memory	70	
	3.3		Memory	72	
	3.4		l Memory	74	
		3.4.1	-	75	
		3.4.2		75	
	3.5		olatile Memory	76	
	3.6		al Memory	77	
		3.6.1	*	78	
		3.6.2		78	
		3.6.3		79	
		3.6.4	Small Computer System Interface (SCSI)	80	
		3.6.5	Serial Attached SCSI (SAS)	81	
		3.6.6	Network-Attached Storage (NAS)*	82	
		3.6.7	Storage Area Network (SAN)*	83	
		3.6.8	Cloud Storage	85	
	3.7		ry Access Security	86	
	3.8	Summ	-	88	
		Exerci		89	
		Refere		89	
4	Bus	and Inte	erconnection	90	
	4.1	Systen	n Bus	90	
		4.1.1	Address Bus	91	
		4.1.2	Data Bus	93	
		4.1.3	Control Bus	93	
	4.2	Paralle	el Bus and Serial Bus	95	
			Parallel Buses and Parallel Communication	95	
		4.2.2	Serial Bus and Serial Communication	96	
	4.3	Synch	ronous Bus and Asynchronous Bus	107	

^{*}The star "*" here means the content is a little bit more advanced. For teaching purpose, this content may be omitted for entry level students.

Contents

	4.4	Single	Bus and Multiple Buses	109
	4.5	Interco	110	
	4.6	Securit	ty Considerations for Computer Buses	111
	4.7		l-Bus Interface Design	112
		4.7.1	Dual-Channel Architecture*	113
		4.7.2	Triple-Channel Architecture*	114
		4.7.3	A Dual-Bus Memory Interface	115
	4.8	Summ	ary	115
		Exerci	ses	117
		Refere	ences	117
5	I/O	and Netv	work Interface	118
	5.1	Direct	Memory Access	118
	5.2	_		120
	5.3		-	121
	5.4	USB a	and IEEE 1394	122
		5.4.1	USB Advantages	123
		5.4.2	USB Architecture	123
		5.4.3	USB Version History	124
		5.4.4	USB Design and Architecture*	125
		5.4.5	USB Mass Storage	127
		5.4.6	USB Interface Connectors	128
		5.4.7	USB Connector Types	130
		5.4.8	USB Power and Charging	133
		5.4.9	IEEE 1394	136
	5.5			136
 5.2 Interrupts 5.3 Programmed I/O 5.4 USB and IEEE 1394 5.4.1 USB Advantages 5.4.2 USB Architecture 5.4.3 USB Version History 5.4.4 USB Design and Architecture* 5.4.5 USB Mass Storage 5.4.6 USB Interface Connectors 5.4.7 USB Connector Types 5.4.8 USB Power and Charging 5.4.9 IEEE 1394 5.5 Network Interface Card 5.5.1 Basic NIC Architecture 5.5.2 Data Transmission 5.6 Keyboard, Video and Mouse (KVM) Interfaces 	137			
		5.5.2	Data Transmission	138
	5.6	Keybo	oard, Video and Mouse (KVM) Interfaces	139
		5.6.1	Keyboards	140
		5.6.2	Video Graphic Card	140
		_5.6.3	Mouses	140
	5.7	Input/	Output Security	140
		5.7.1	Disable Certain Key Combinations	141
		5.7.2	Anti-Glare Displays	141
		5.7.3	Adding Password to Printer	141
		5.7.4	Bootable USB Ports	141
		5.7.5	Encrypting Hard Drives	141
	5.8	3 Summary		141
		Exerci	ises	142
		Refere	ences	143

xvi Contents

6	Cen	tral Pro	cessing Unit	14	4
	6.1				
		6.1.1	Instruction Classifications	14	4
		6.1.2	· ·	14	-5
		6.1.3	Arithmetic Instructions	14	5
		6.1.4	Intel 64/32 Instructions*	14	7
	6.2	Regist	ers	15	3
		6.2.1	General-Purpose Registers	15	3
		6.2.2		15	5
		6.2.3	EFLAGS Register	15	6
	6.3	The Pr	rogram Counter and Flow Control	15	8
		6.3.1	Intel Instruction Pointer*	15	8
		6.3.2	Interrupt and Exception*	15	
	6.4		Processors	16	
		6.4.1	History	16	
		6.4.2		16	
		6.4.3	<u>o</u>	16	53
		6.4.4	•	16	
		6.4.5	Applications	16	54
	6.5 Pipelining		**	16	54
		6.5.1	Different Types of Pipelines	16	54
		6.5.2	Pipeline Performance Analysis	16	55
		6.5.3	Data Hazard	16	66
	6.6	CPU S	Security	16	66
	6.7		I CPU	16	58
	6.8			16	59
		Exerc		17	
		Refere	ences	17	
7	Adv	anced C	Computer Architecture	17	72
	7.1	Multip	processors	17	12
		7.1.1	Multiprocessing	17	12
		7.1.2	Cache	17	13
		7.1.3	Hyper-Threading	17	14
		7.1.4	Symmetric Multiprocessing	17	15
		7.1.5	Multiprocessing Operating Systems	17	15
		7.1.6	The Future of Multiprocessing	17	16
	7.2	Parall	el Processing	17	77
		7.2.1	History of Parallel Processing	17	
		7.2.2	Flynn's Taxonomy	17	78
		7.2.3	Bit-Level Parallelism	17	

Contents xvii

	7.2.4	Instruction-Level Parallelism	179
	7.2.5	Data-Level Parallelism	179
	7.2.6	Task-Level Parallelism	179
	7.2.7	Memory in Parallel Processing	180
	7.2.8	Specialized Parallel Computers	181
	7.2.9	The Future of Parallel Processing	182
7.3	Ubiqui	tous Computing	182
	7.3.1	Ubiquitous Computing Development	183
	7.3.2	Basic forms of Ubiquitous Computing	184
	7.3.3	Augmented Reality	185
	7.3.4	Mobile Computing	186
7.4	Grid, D	Distributed and Cloud Computing	187
	7.4.1	Characteristics of Grid Computing	187
	7.4.2	The Advantages and Disadvantages of Grid Computing	188
	7.4.3	Distributed Computing	189
	7.4.4	Distributed Systems	189
	7.4.5	Parallel and Distributed Computing	190
	7.4.6	Distributed Computing Architectures	190
	7.4.7	Cloud Computing	192
	7.4.8	Technical Aspects of Cloud Computing	193
	7.4.9	Security Aspects of Cloud Computing	194
	7.4.10	Ongoing and Future Elements in Cloud Computing	195
	7.4.11	Adoption of Cloud Computing Industry Drivers	196
7.5	Interne	t Computing	197
	7.5.1	Internet Computing Concept and Model	198
	7.5.2	Benefit of Internet Computing for Businesses	199
	7.5.3	Examples of Internet Computing	201
	7.5.4	Migrating Internet Computing	202
7.6	Virtual	ization	203
	7.6.1	Types of Virtualization	203
	7.6.2	History of Virtualization	205
-	-7.6.3	Virtualization Architecture	205
	7.6.4	Virtual Machine Monitor	207
	7.6.5	Examples of Virtual Machines	207
7.7	Biocor	mputers	209
	7.7.1	Biochemical Computers	209
	7.7.2	Biomechanical Computers	209
	7.7.3	Bioelectronic Computers	210
7.8	Summ	ary	211
	Exerci		212
	Refere	nces	214

xviii Contents

8	Asse	mbly La	anguage and Operating Systems	216
	8.1	Assem	ably Language Basics	217
		8.1.1	Numbering Systems	217
		8.1.2	The Binary Numbering System and Base Conversions	219
		8.1.3	The Hexadecimal Numbering System	220
		8.1.4	Signed and Unsigned Numbers	221
	8.2	Operat	tion Code and Operands	223
	8.3	Direct	Addressing	225
	8.4	Indire	ct Addressing	225
	8.5	3.5 Stack and Buffer Overflow		226
		8.5.1	Calling Procedures Using CALL and RET (Return)	228
		8.5.2	Exploiting Stack Buffer Overflows	229
		8.5.3	Stack Protection	231
	8.6	FIFO :	and M/M/1 Problem	232
		8.6.1	FIFO Data Structure	232
		8.6.2	M/M/1 Model	233
	8.7	Kerne	l, Drivers and OS Security	234
		8.7.1	Kernel	234
		8.7.2	BIOS	235
		8.7.3	Boot Loader	236
120		8.7.4	Device Drivers	237
	8.8 Summary		nary	238
		Exerci	ises	239
		Refere	ences	240
9	TCP/IP and Internet			
	9.1	Data Communications		
		9.1.1		242
		9.1.2	Signal Encoding and Modulation	243
		9.1.3	Shannon Theorem	244
	9.2	TCP/I	P Protocol	244
		9.2.1	Network Topology	245
		9.2.2	Transmission Control Protocol (TCP)	246
		9.2.3	The User Datagram Protocol (UDP)	247
		9.2.4	Internet Protocol (IP)	247
	9.3		ork Switches	248
		9.3.1	Layer 1 Hubs	248
		9.3.2	Ethernet Switch	249
	9.4	Route		250
		9.4.1	History of Routers	251
		9.4.2	Architecture	251
		9.4.3	Internet Protocol Version 4 (IPv4)	253

Contents

		9.4.4	Internet Protocol Version 6 (IPv6)	254	
		9.4.5	Open Shortest Path First	254	
		9.4.6	Throughput and Delay	256	
	9.5	Gatewa		257	
	9.6		ss Networks and Network Address Translation (NAT)	258	
		9.6.1	Wireless Networks	258	
		9.6.2	Wireless Protocols	260	
		9.6.3	WLAN Handshaking, War Driving, and WLAN Security	261	
		9.6.4	Security Measures to Reduce Wireless Attacks	263	
		9.6.5	The Future of Wireless Network	263	
		9.6.6	Network Address Translation	264	
		9.6.7	Environmental and Health Concerns Using Cellular		
			and Wireless Devices	265	
	9.7	Networ	k Security	267	
		9.7.1	Introduction	268	
		9.7.2	Firewall Architecture	271	
		9.7.3	Constraint and Limitations of Firewall	273	
		9.7.4	Enterprise Firewalls	274	
	9.8	Summa	nry	275	
		Exercis	ses	276	
	9.9	Virtual	Cyber-Security Laboratory	277	
		Referei	nces	278	
10	Desig	gn and I	mplementation: Modifying Neumann Architecture	280	
	10.1		ecurity in Computer Systems	280	
		10.1.1	Computer Security	281	
		10.1.2	Data Security and Data Bleaches	282	
		10.1.3	Researches in Architecture Security	283	
	10.2	Single-	Bus View of Neumann Architecture	284	
		10.2.1	John von Neumann Computer Architecture	284	
		10.2.2	Modified Neumann Computer Architecture	285	
	-	10.2.3	Problems Exist in John Neumann Model	286	
	10.3	A Dual-Bus Solution			
	10.4	Bus Co	ontroller	288	
		10.4.1	Working Mechanism of the Bus Controller	288	
		10.4.2	Co-processor Board	289	
	10.5	Dual-P	ort Storage	292	
	10.6	Micro-Operating System			
	10.7	Summa	ary	293	
		Exercis	ses	294	
	10.8	Project	S	295	
		Refere	nces	295	