

# 数字逻辑基础与Verilog设计

(英文版)





McGRAW-HILL




(加)\_

Stephen Brown Zvonko Vranesic



机械工业出版社 China Machine Press




### 经 典 原 版 书 库

# 数字逻辑基础与Verilog设计

(英文版)

Fundamentals of Digital Logic with Verilog Design

Stephen Brown Zvonko Vranesic 著 伦 多 大 学



Stephen Brown and Zvonko Vranesic: Fundamentals of Digital Logic with Verilog Design (ISBN 0-07-283878-7).

Copyright © 2003 by the McGraw-Hill Companies, Inc.

Original language published by The McGraw-Hill Companies, Inc. All rights reserved. No part of this publication may be reproduced or distributed in any means, or stored in a database or retrieval system, without the prior written permission of the publisher.

Authorized English language reprint edition jointly published by McGraw-Hill Education (Asia) Co. and China Machine Press. This edition is authorized for sale in the People's Republic of China only, excluding Hong Kong, Macao SARs and Taiwan. Unauthorized export of this edition is a violation of the Copyright Act. Violation of this Law is subject to Civil and Criminal Penalties.

本书英文影印版由机械工业出版社和美国麦格劳-希尔教育出版(亚洲)公司合作出版。此版本仅限在中华人民共和国境内(不包括香港、澳门特别行政区及台湾)销售。未经许可之出口,视为违反著作权法,将受法律之制裁。

未经出版者预先书面许可,不得以任何方式复制或抄袭本书的任何部分。 本书封面贴有McGraw-Hill公司防伪标签,无标签者不得销售。

版权所有,侵权必究。 本书法律顾问 北京市展达律师事务所

本书版权登记号: 图字: 01-2006-3119

图书在版编目 (CIP) 数据

数字逻辑基础与Verilog设计(英文版)/(加)布朗(Brown, S.)等著. - 北京: 机械工业出版社, 2007.1

(经典原版书库)

书名原文: Fundamentals of Digital Logic with Verilog Design ISBN 7-111-20356-9

I. 数··· Ⅱ. 布··· Ⅲ. ① 数字逻辑 - 英文 ② 硬件描述语言 - 程序设计 - 英文 Ⅳ. ① TP302.2 ② TP312

中国版本图书馆CIP数据核字 (2006) 第138891号

机械工业出版社(北京市西城区百万庄大街22号 邮政编码 100037) 责任编辑:迟振春 北京诚信伟业印刷有限公司印刷 · 新华书店北京发行所发行 2007年1月第1版第1次印刷 145mm×210mm · 27.125印张 定价:56.00元(附光盘)

凡购本书,如有倒页、脱页、缺页,由本社发行部调换 本社购书热线: (010) 68326294

## 出版者的话

文艺复兴以降,源远流长的科学精神和逐步形成的学术规范,使西方国家在自然科学的各个领域取得了垄断性的优势,也正是这样的传统,使美国在信息技术发展的六十多年间名家辈出、独领风骚。在商业化的进程中,美国的产业界与教育界越来越紧密地结合,计算机学科中的许多泰山北斗同时身处科研和教学的最前线,由此而产生的经典科学著作,不仅擘划了研究的范畴,还揭橥了学术的源变,既遵循学术规范,又自有学者个性,其价值并不会因年月的流逝而减退。

近年,在全球信息化大潮的推动下,我国的计算机产业发展迅猛,对专业人才的需求日益迫切。这对计算机教育界和出版界都既是机遇,也是挑战,而专业教材的建设在教育战略上显得举足轻重。在我国信息技术发展时间较短、从业人员较少的现状下,美国等发达国家在其计算机科学发展的几十年间积淀的经典教材仍有许多值得借鉴之处。因此,引进一批国外优秀计算机教材将对我国计算机教育事业的发展起积极的推动作用,也是与世界接轨、建设真正的世界一流大学的必由之路。

机械工业出版社华章图文信息有限公司较早意识到"出版要为教育服务"。自1998年开始,华章公司就将工作重点放在了遴选、移译国外优秀教材上。经过几年的不懈努力,我们与Prentice Hall,Addison-Wesley,McGraw-Hill,Morgan Kaufmann等世界著名出版公司建立了良好的合作关系,从它们现有的数百种教材中甄选出Tanenbaum,Stroustrup,Kernighan,Jim Gray等大师名家的一批经典作品,以"计算机科学丛书"为总称出版,供读者学习、研究及庋藏。大理石纹理的封面,也正体现了这套丛书的品位和格调。

"计算机科学丛书"的出版工作得到了国内外学者的鼎力襄助,国内的专家不仅提供了中肯的选题指导,还不辞劳苦地担任了翻译和审校的工作,而原书的作者也相当关注其作品在中国的传播,有的还专程为其书的中译本作序。迄今,"计算机科学丛书"已经出版了近百个品种,这些书籍在读者中树立了良好的口碑,并被许多高校采用为正

式教材和参考书籍,为进一步推广与发展打下了坚实的基础。

随着学科建设的初步完善和教材改革的逐渐深化,教育界对国外计算机教材的需求和应用都步入一个新的阶段。为此,华章公司将加大引进教材的力度,在"华章教育"的总规划之下出版三个系列的计算机教材:除"计算机科学丛书"之外,对影印版的教材,则单独开辟出"经典原版书库",同时,引进全美通行的教学辅导书"Schaum's Outlines"系列组成"全美经典学习指导系列"。为了保证这三套丛书的权威性,同时也为了更好地为学校和老师们服务,华章公司聘请了中国科学院、北京大学、清华大学、国防科技大学、复旦大学、上海交通大学、南京大学、浙江大学、中国科技大学、哈尔滨工业大学、西安交通大学、中国人民大学、北京航空航天大学、北京邮电大学、中山大学、解放军理工大学、郑州大学、湖北工学院、中国国家信息安全测评认证中心等国内重点大学和科研机构在计算机的各个领域的著名学者组成"专家指导委员会",为我们提供选题意见和出版监督。

这三套丛书是响应教育部提出的使用外版教材的号召,为国内高校的计算机及相关专业的教学度身订造的。其中许多教材均已为M. I. T., Stanford, U.C. Berkeley, C. M. U. 等世界名牌大学所采用。不仅涵盖了程序设计、数据结构、操作系统、计算机体系结构、数据库、编译原理、软件工程、图形学、通信与网络、离散数学等国内大学计算机专业普遍开设的核心课程,而且各具特色——有的出自语言设计者之手、有的历经三十年而不衰、有的已被全世界的几百所高校采用。在这些圆熟通博的名师大作的指引之下,读者必将在计算机科学的宫殿中由登堂而入室。

权威的作者、经典的教材、一流的译者、严格的审校、精细的编辑,这些因素使我们的图书有了质量的保证,但我们的目标是尽善尽美,而反馈的意见正是我们达到这一终极目标的重要帮助。教材的出版只是我们的后续服务的起点。华章公司欢迎老师和读者对我们的工作提出建议或给予指正,我们的联系方法如下:

电子邮件: hzjsj@hzbook.com 联系电话: (010) 68995264

联系地址:北京市西城区百万庄南街1号

邮政编码: 100037

## FOREWORD

Chess is a game that provides a splendid vehicle for displaying human intelligence in a competitive environment. During the past 30 years, it has also served as a platform for determining the extent to which machines can emulate intelligent behavior. Many chess programs are available for today's computers. Chess machines, comprising a computer and a chess-playing program, are now capable of defeating even the strongest human players.

The ultimate challenge took place in 1997, when IBM's Deep Blue chess machine defeated the World Champion Garry Kasparov in a six-game match. The essence of this machine are logic circuits, algorithms, and software—coupled with people who know how to use these resources. Although all of these factors are crucial, the greatest leap forward, in terms of chess-playing strength, was made when extremely powerful logic circuits were developed. Most of these circuits are used in general purpose computers, but some are specialized for the chess-playing application. A key reason why the Deep Blue machine is so strong is that it can evaluate about 200 million chess position in one second.

This textbook deals with logic circuits and explains how they are designed. We have included in the book the moves from the decisive sixth game of the 1997 match to remind the reader of the incredible possibilities that are attainable with well-designed logic circuits. Deep Blue played with the white pieces.

### PREFACE

This book is intended for an introductory course in digital logic design, which is a basic course in most electrical and computer engineering programs. A successful designer of digital logic circuits needs a good understanding of basic concepts and a firm grasp of computer-aided design (CAD) tools. The purpose of our book is to provide the desirable balance between teaching the basic concepts and practical application through CAD tools. To facilitate the learning process, the necessary CAD software is included as an integral part of the book package.

A serious drawback of many books on digital logic design is that they cover too much material. A book that covers a large number of topics is not easy to use in a classroom, particularly if the topics are not covered in sufficient depth. Also, in their desire to provide a vast amount of practical advice, the authors often make the text difficult to follow by the students who are still struggling with the fundamental concepts. Our aim is to avoid both of these problems.

The main goals of the book are (1) to teach students the fundamental concepts in classical manual digital design and (2) illustrate clearly the way in which digital circuits are designed today, using CAD tools. Even though modern designers no longer use manual techniques, except in rare circumstances, our motivation for teaching such techniques is to give students an intuitive feeling for how digital circuits operate. Also, the manual techniques provide an illustration of the types of manipulations performed by CAD tools, giving students an appreciation of the benefits provided by design automation. Throughout the book, basic concepts are introduced by way of examples that involve simple circuit designs, which we perform using both manual techniques and modern CAD-tool-based methods. Having established the basic concepts, more complex examples are then provided, using the CAD tools. Thus our emphasis is on modern design methodology to illustrate how digital design is carried out in practice today.

#### TECHNOLOGY AND CAD SUPPORT

The book discusses modern digital circuit implementation technologies. We briefly discuss SSI, as well as semi-custom and full-custom technologies. However, the emphasis is on programmable logic devices (PLDs). This is the most appropriate technology for use in a textbook for two reasons. First, PLDs are widely used in practice and are suitable for almost all types of digital circuit designs. In fact, students are more likely to be involved in PLD-based designs at some point in their careers than in any other technology. Second, circuits are implemented in PLDs by end-user programming. Therefore, students can be provided with an opportunity, in a laboratory setting, to implement the book's design examples in actual chips. Students can also simulate the behavior of their designed circuits on their own computers. We use the two most popular types of PLDs for targeting of designs: complex programmable logic devices (CPLDs) and field-programmable gate arrays (FPGAs).

Our CAD support is based on Altera MAX+plusII software. MAX+plusII provides automatic mapping of a design into Altera CPLDs and FPGAs, which are among the most widely used PLDs in the industry. The features of MAX+plusII that are particularly attractive for our purposes are:

- It is a commercial product. The version included with the book supports all major features of the product. Students will be able to easily enter a design into the CAD system, compile the design into a selected device (the choice of device can be changed at any time and the design retargeted to a different device), simulate the functionality and detailed timing of the resulting circuit, and if laboratory facilities are provided at the student's school, implement the designs in actual devices.
- It provides for design entry using both hardware description languages (HDLs) and schematic capture. In the book, we provide examples of design using schematic capture, but we emphasize the HDL-based design because it is the most efficient design method to use in practice. We describe in detail the IEEE Standard Verilog language and use it extensively in examples. The CAD system included with the book has a Verilog compiler, which allows the student to automatically create circuits from the Verilog code and implement these circuits in real chips.
- It can automatically target a design to various types of devices. This feature allows us
  to illustrate the ways in which the architecture of the target device affects a designer's
  circuit.
- It can be used on most types of popular computers. We expect that most students will use the version of the software that runs on IBM-compatible computers (running any version of Microsoft windows), which is provided with the book. However, through Altera's university program the software is also available for other machines, such as SUN or HP workstations.

A MAX+plusII CD-ROM is included with each copy of the book. Use of the software is fully integrated into the book so that students can try, firsthand, all design examples. To teach the students how to use this software, the book includes three, progressively advanced, hands-on tutorials.

#### SCOPE OF THE BOOK

Chapter 1 provides a general introduction to the process of designing digital systems. It discusses the key steps in the design process and explains how CAD tools can be used to automate many of the required tasks.

Chapter 2 introduces the basic aspects of logic circuits. It shows how Boolean algebra is used to represent such circuits. It also gives the reader a first glimpse at Verilog, as an example of a hardware description language that may be used to specify the logic circuits.

The electronic aspects of digital circuits are presented in Chapter 3. This chapter shows how the basic gates are built using transistors and presents various factors that affect circuit performance. The emphasis is on the latest technologies, with particular focus on CMOS technology and programmable logic devices.

Chapter 4 deals with the synthesis of combinational circuits. It covers all aspects of the synthesis process, starting with an initial design and performing the optimization steps needed to generate a desired final circuit. It shows how CAD tools are used for this purpose.

Chapter 5 concentrates on circuits that perform arithmetic operations. It begins with a discussion of how numbers are represented in digital systems and then shows how such numbers can be manipulated using logic circuits. This chapter illustrates how Verilog can be used to specify the desired functionality and how CAD tools provide a mechanism for developing the required circuits. We chose to introduce the number representations at this point, rather than in the very beginning of the book, to make the discussion more meaningful and interesting, because we can immediately provide examples of how numerical information may be processed by actual circuits.

Chapter 6 presents combinational circuits that are used as building blocks. It includes the encoder, decoder, and multiplexer circuits. These circuits are very convenient for illustrating the application of many Verilog constructs, giving the reader an opportunity to discover more advanced features of Verilog.

Storage elements are introduced in Chapter 7. The use of flip-flops to realize regular structures, such as shift registers and counters, is discussed. Verilog-specified designs of these structures are included.

Chapter 8 gives a detailed presentation of synchronous sequential circuits (finite state machines). It explains the behavior of these circuits and develops practical design techniques for both manual and automated design.

Asynchronous sequential circuits are discussed in Chapter 9. While this treatment is not exhaustive, it provides a good indication of the main characteristics of such circuits. Even though the asynchronous circuits are not used extensively in practice, they should be studied because they provide an excellent vehicle for gaining a deeper understanding of the operation of digital circuits in general. They illustrate the consequences of propagation delays and race conditions that may be inherent in the structure of a circuit.

Chapter 10 is a discussion of a number of practical issues that arise in the design of real systems. It highlights problems often encountered in practice and indicates how they can be overcome. Examples of larger circuits illustrate a hierarchical approach in designing digital systems. Complete Verilog code for these circuits is presented.

Chapter 11 introduces the topic of testing. A designer of logic circuits has to be aware of the need to test circuits and should be conversant with at least the most basic aspects of testing.

Appendix A provides a complete summary of Verilog features. Although use of Verilog is integrated throughout the book, this appendix provides a convenient reference that the reader can consult from time to time when writing Verilog code.

Appendices B, C, and D contain a sequence of tutorials on the MAX+plusII CAD tools. This material is suitable for self-study; it shows the student in a step-by-step manner how to use the CAD software provided with the book.

Appendix E gives detailed information about the devices used in illustrative examples. It also includes a brief discussion of TTL technology.

#### WHAT CAN BE COVERED IN A COURSE

All the material in the book can be covered in 2 one-quarter courses. A good coverage of the most important material can be achieved in a single one-semester, or even a one-quarter, course. This is possible only if the instructor does not spend too much time teaching the intricacies of Verilog and CAD tools. To make this approach possible, we organized

the Verilog material in a modular style that is conducive to self-study. Our experience in teaching different classes of students at the University of Toronto shows that the instructor may spend only 2 to 3 lecture hours on Verilog, concentrating mostly on the specification of sequential circuits. The Verilog examples given in the book are largely self-explanatory, and students can understand them easily. Moreover, the instructor need not teach how to use the CAD tools, because the MAX+plusII tutorials in Appendices B, C, and D are suitable for self-study.

The book is also suitable for a course in logic design that does not include exposure to Verilog. However, some knowledge of Verilog, even at a rudimentary level, is beneficial to the students, and it is a great preparation for a job as a design engineer.

#### **One-Semester Course**

A natural starting point for formal lectures is Chapter 2. The material in Chapter 1 is a general introduction that serves as a motivation for why logic circuits are important and interesting; students can read and understand this material easily.

The following material should be covered in lectures:

- Chapter 2—all sections.
- Chapter 3—sections 3.1 to 3.7. Also, it is useful to cover sections 3.8 and 3.9 if the students have some basic knowledge of electrical circuits.
- Chapter 4—sections 4.1 to 4.7 and section 4.12.
- Chapter 5—sections 5.1 to 5.5.
- Chapter 6—all sections.
- Chapter 7—all sections.
- Chapter 8—sections 8.1 to 8.9.

If time permits, it would also be very useful to cover sections 9.1 to 9.3 and section 9.6 in Chapter 9, as well as one or two examples in Chapter 10.

#### **One-Quarter Course**

In a one-quarter course the following material can be covered:

- Chapter 2—all sections.
- Chapter 3—sections 3.1 to 3.3.
- Chapter 4—sections 4.1 to 4.5 and section 4.12.
- Chapter 5—sections 5.1 to 5.3 and section 5.5.
- Chapter 6—all sections.
- Chapter 7—sections 7.1 to 7.10 and section 7.13.
- Chapter 8—Sections 8.1 to 8.5.

#### A MORE TRADITIONAL APPROACH

The material in Chapters 2 and 4 introduces Boolean algebra, combinational logic circuits, and basic minimization techniques. Chapter 2 provides initial exposure to these topics using only AND, OR, NOT, NAND, and NOR gates. Then Chapter 3 discusses the implementation technology details, before proceeding with the synthesis techniques and other types of gates

in Chapter 4. The material in Chapter 4 is appreciated better if students understand the technological reasons for the existence of NAND, NOR, and XOR gates, and the various programmable logic devices.

An instructor who favors a more traditional approach may cover Chapters 2 and 4 in succession. To understand the use of NAND, NOR, and XOR gates, it is necessary only that the instructor provide a functional definition of these gates.

#### VERILOG

Verilog is a complex language, which some instructors feel is too hard for beginning students to grasp. We fully appreciate this issue and have attempted to solve it. It is not necessary to introduce the entire Verilog language. In the book we present the important Verilog constructs that are useful for the design and synthesis of logic circuits. Many other language constructs, such as those that have meaning only when using the language for simulation purposes, are omitted. The Verilog material is introduced gradually, with more advanced features being presented only at points where their use can be demonstrated in the design of relevant circuits.

The book includes more than 140 examples of Verilog code. These examples illustrate how Verilog is used to describe a wide range of logic circuits, from those that contain only a few gates to those that represent digital systems such as a simple processor.

#### HOMEWORK PROBLEMS

More than 400 homework problems are provided in the book. Solutions to these problems are available to instructors in the *Solutions Manual* that accompanies the book.

#### LABORATORY

The book can be used for a course that does not include laboratory exercises, in which case students can get useful practical experience by simulating the operation of their designed circuits by using the CAD tools provided with the book. If there is an accompanying laboratory, then a number of design examples in the book are suitable for laboratory experiments. Additional experiments are available on the authors' website.

#### ACKNOWLEDGMENTS

We wish to express our thanks to the people who have helped during the preparation of the book. Kelly Chan helped with the technical preparation of the manuscript. Dan Vranesic produced a substantial amount of artwork. He and Deshanand Singh also helped with the preparation of the solutions manual. The reviewers, William Barnes, New Jersey Institute of Technology; James Clark, McGill University; Stephen DeWeerth, Georgia Institute of Technology; Clay Gloster, Jr., North Carolina State University (Raleigh); Carl Hamacher, Queen's University; Wei-Ming Lin, University of Texas (Austin); Wayne Loucks, University of Waterloo; Chris Myers, University of Utah; James Palmer, Rochester Institute of

Technology; Gandhi Puvvada, University of Southern California; Teodoro Robles, Milwaukee School of Engineering; Tatyana Roziner, Boston University; Rob Rutenbar, Carnegie Mellon University; Charles Silio, Jr., University of Maryland; Scott Smith, University of Missouri (Rolla); Arun Somani, Iowa State University; and Zeljko Zilic, McGill University provided constructive criticism and made numerous suggestions for improvements. We are grateful to the Altera Corporation for providing the MAX+plusII CAD system. The support of McGraw-Hill people has been exemplary. We truly appreciate the help of Kelley Butcher, Catherine Fields Shultz, Michaela Graham, Betsy Jones, Kara Kudronowicz, Carlise Paulson, Jill Peter, John Wannemacher, and Michelle Whitaker.

at the Lieuces two Connective, England, and during 1974-85 he was in the Lievesity of

Stephen Brown and Zvonko Vranesic

### ABOUT THE AUTHORS

**Stephen Brown** received his B.A.Sc. degree in Electrical Engineering from the University of New Brunswick, Canada, and the M.A.Sc. and Ph.D. degrees in Electrical Engineering from the University of Toronto. He joined the University of Toronto faculty in 1992, where he is now an Associate Professor in the Department of Electrical & Computer Engineering. He is also Director of Software Development at the Altera Toronto Technology Center.

His research interests include field-programmable VLSI technology and computer architecture. He won the Canadian Natural Sciences and Engineering Research Council's 1992 Doctoral Prize for the best Ph.D. thesis in Canada.

He has won four awards for excellence in teaching electrical engineering, computer engineering, and computer science courses. He is a coauthor of two other books: Fundamentals of Digital Logic with VHDL Design and Field-Programmable Gate Arrays.

**Zvonko Vranesic** received his B.A.Sc., M.A.Sc., and Ph.D. degrees, all in Electrical Engineering, from the University of Toronto. From 1963–1965, he worked as a design engineer with the Northern Electric Co. Ltd. in Bramalea, Ontario. In 1968 he joined the University of Toronto, where he is now a Professor in the Departments of Electrical & Computer Engineering and Computer Science. During the 1978–79 academic year, he was a Senior Visitor at the University of Cambridge, England, and during 1984–85 he was at the University of Paris, 6. From 1995 to 2000 he served as Chair of the Division of Engineering Science at the University of Toronto. He is also involved in research and development at the Altera Toronto Technology Center.

His current research interests include computer architecture, field-programmable VLSI technology, and multiple-valued logic systems.

He is a coauthor of four other books: Computer Organization, 5th ed.; Fundamentals of Digital Logic with VHDL Design; Microcomputer Structures; and Field-Programmable Gate Arrays. In 1990, he received the Wighton Fellowship for "innovative and distinctive contributions to undergraduate laboratory instruction."

He has represented Canada in numerous chess competitions. He holds the title of International Master.

# Contents

Chapter 1	2.10	Introduction to Verilog 54
DESIGN CONCEPTS 1		2.10.1 Structural Specification of Logic Circuits 55
1.1 Digital Hardware 2		2.10.2 Behavioral Specification of Logic Cirucits 58
1.1.2 Programmable Logic Devices 4		2.10.3 How <i>Not</i> to Write Verilog Code 60
1.1.3 Custom-Designed Chips 5	2.11	Concluding Remarks 60
1.2 The Design Process 6		Problems 61
1.3 Design of Digital Hardware 8 1.3.1 Basic Design Loop 8		References 65
1.3.2 Design of a Digital Hardware Unit 9	Cho	apter 3
1.4 Logic Circuit Design in This Book 11	IMP	PLEMENTATION TECHNOLOGY 6
1.5 Theory and Practice 14		5 Somew for Majantaning 1581
References 15	3.1	Transistor Switches 69
	3.2	NMOS Logic Gates 71
Chapter 2 Williams Chapter 2	3.3	CMOS Logic Gates 74
Introduction to Logic		3.3.1 Speed of Logic Gate Circuits 81
CIRCUITS 17	3.4	Negative Logic System 82
- 64.1 Into transport unschange to 1.1. 1. 1.	3.5	Standard Chips 83
2.1 Variables and Functions 18		3.5.1 7400-Series Standard Chips 83
2.2 Inversion 21	3.6	Programmable Logic Devices 87
2.3 Truth Tables 22		3.6.1 Programmable Logic Array (PLA) 8
2.4 Logic Gates and Networks 23		3.6.2 Programmable Array Logic (PAL)
2.4.1 Analysis of a Logic Network 24		3.6.3 Programming of PLAs and PALs 92
2.5 Boolean Algebra 27		3.6.4 Complex Programmable Logic Device
2.5.1 The Venn Diagram 30		(CPLDs) 94
2.5.2 Notation and Terminology 34		3.6.5 Field-Programmable Gate Arrays 98
2.5.3 Precedence of Operations 34		3.6.6 Using CAD Tools to Implement
2.6 Synthesis Using AND, OR, and NOT		Circuits in CPLDs and FPGAs 102
Gates 35	3.7	Custom Chips, Standard Cells, and Gate
2.6.1 Sum-of-Products and Product-of-Sums		Arrays 103
Forms 37	3.8	Practical Aspects 106
2.7 NAND and NOR Logic Networks 41		3.8.1 MOSFET Fabrication and
2.8 Design Examples 44		Behavior 106
2.8.1 Three-Way Light Control 44		3.8.2 MOSFET On-Resistance 110
2.8.2 Multiplexer Circuit 45		3.8.3 Voltage Levels in Logic Gates 111
2.9 Introduction to CAD Tools 48		3.8.4 Noise Margin 113
2.9.1 Design Entry 48		3.8.5 Dynamic Operation of Logic
2.9.2 Synthesis 51		Gates 114
2.9.3 Functional Simulation 52		3.8.6 Power Dissipation in Logic
2.9.4 Summary 52		Gates 117

	3.8.7	Passing 1s and 0s Through Transistor		4.12.4	Summary of Design Flow 213
		Switches 118		4.12.5	Examples of Circuits Synthesized
	3.8.8	Fan-in and Fan-out in Logic	MATE		from Verilog Code 216
2.0	·	Gates 120	4.13	Conclu	iding Remarks 220
3.9		ission Gates 126		Proble	ms 221
	3.9.1	Exclusive-OR Gates 127 Multiplexer Circuit 128		Refere	nces 226
3.10	Implem	nentation Details for SPLDs, CPLDs,	Ch	apter	5
	and FP	GAs 129			REPRESENTATION
	3.10.1	Implementation in FPGAs 135			THMETIC CIRCUITS 229
3.11		ding Remarks 137	AINI	DAKII	IIMETIC CIRCUITS 229
	Probler	ns 138	5.1	Positio	nal Number Representation 230
	Referer	ices 147		5.1.1	Unsigned Integers 230
	necotan	A Supplemental Control of the Contro		5.1.2	Conversion Between Decimal
	pter				and Binary Systems 231
		D IMPLEMENTATION	3 10	5.1.3	Octal and Hexadecimal
OF ]	Logic	Functions 149			Representations 232
4.1	Karnan	gh Map 150	5.2	Additio	on of Unsigned Numbers 234
4.2		y for Minimization 158		5.2.1	Decomposed Full-Adder 238
7.2	4.2.1	Terminology 159		5.2.2	Ripple-Carry Adder 239
	4.2.2	Minimization Procedure 160		5.2.3	Design Example 240
4.3		zation of Product-of-Sums	5.3		Numbers 240
	Forms			5.3.1	Negative Numbers 240
4.4	Incomp	letely Specified Functions 166		5.3.2	Addition and Subtraction 224
4.5		e-Output Circuits 167		5.3.3	Adder and Subtractor Unit 248
4.6	100000	vel Synthesis 171		5.3.4	Radix-Complement Schemes 249
	4.6.1	Factoring 172		5.3.5	Arithmetic Overflow 253
	4.6.2	Functional Decomposition 175		5.3.6	Performance Issues 254
	4.6.3	Multilevel NAND and NOR	5.4		lders 255
		Circuits 181			Carry-Lookahead Adder 255
4.7	Analysi	s of Multilevel Circuits 184	5.5		of Arithmetic Circuits Using CAD
4.8	Cubical	Representation 189		Tools	262
	4.8.1	Cubes and Hypercubes 189		5.5.1	Design of Arithmetic Circuits Using
4.9		ar Method for Minimization 193		550	Schematic Capture 262
	4.9.1	Generation of Prime Implicants 193		5.5.2	Design of Arithmetic Circuits Using Verilog 265
	4.9.2			5.5.3	
4.10	4.9.3	Summary of the Tabular Method 200		5.5.4	Using Vectored Signals 268 Using a Generic Specification 269
4.10	4.10.1	cal Technique for Minimization 201  Determination of Essential Prime		5.5.5	
	4.10.1	Implicants 204		5.5.6	Arithmetic Assignment
	4.10.2	Complete Procedure for Finding		3.3.0	Statements 271
	4.10.2	a Minimal Cover 206		5.5.7	Representation of Numbers in Verilog
4.11	Practica	d Considerations 208			Code 275
		pols 209	5.6	Multipl	ication 277
	4.12.1	Logic Synthesis and Optimization 210		5.6.1	Array Multiplier for Unsigned
	4.12.2	Physical Design 211		100	Numbers 279
	4.12.3	Timing Simulation 213		5.6.2	Multiplication of Signed Numbers 2

5.7	Other Number Representations 282	7.4	Master-Slave and Edge-Triggered	
3.1	5.7.1 Fixed-Point Numbers 282	7.4	D Flip-Flops 359	
	5.7.2 Floating-Point Numbers 282		7.4.1 Master-Slave D Flip-Flop 359	
	5.7.3 Binary-Coded-Decimal		7.4.1 Master-Slave D Phip-Plop 359 7.4.2 Edge-Triggered D Flip-Flop 360	
	Representation 284		7.4.3 D Flip-Flops with Clear and	
5.8	ASCII Character Code 289		Preset 362	
3.0		7.5	T Flip-Flop 364	
	Problems 291	1.5	7.5.1 Configurable Flip-Flops 367	
	References 295	7.6	JK Flip-Flop 367	
			Summary of Terminology 368	
Ch	apter 6	7.7		
COMBINATIONAL-CIRCUIT		7.8	Registers 368	
Building Blocks 297			7.8.1 Shift Register 369	
DU	ILDING BLOCKS 277	7.0	7.8.2 Parallel-Access Shift Register 370	
6.1	Multiplexers 298	7.9	Counters 371	
	6.1.1 Synthesis of Logic Functions Using		7.9.1 Asynchronous Counters 371	
	Multiplexers 303		7.9.2 Synchronous Counters 374	
	6.1.2 Multiplexer Synthesis Using Shannon's	7.10	7.9.3 Counters with Parallel Load 378	
	Expansion 304		Reset Synchronization 378	
6.2	Decoders 311		Other Types of Counters 382	
	6.2.1 Demultiplexers 314		7.11.1 BCD Counter 382	
6.3	Encoders 316		7.11.2 Ring Counter 383	
0.0	6.3.1 Binary Encoders 316		7.11.3 Johnson Counter 384	
	6.3.2 Priority Encoders 317		7.11.4 Remarks on Counter Design 385	
6.4	Code Converters 318	7.12	Using Storage Elements with CAD	
6.5	Arithmetic Comparison Circuits 320		Tools 385	
6.6	Verilog for Combinational Circuits 320		7.12.1 Including Storage Elements	
0.0	6.6.1 The Conditional Operator 321		in Schematics 385	
	6.6.2 The If-Else Statement 323		7.12.2 Using Verilog Constructs for Storage	
	6.6.3 The Case Statement 326		Elements 388 7.12.3 Blocking and Non-blocking	
	6.6.4 The For Loop 331		Assignments 390	
	6.6.5 Verilog Operators 333		7.12.4 Non-blocking Assignments for	
	6.6.6 The Generate Construct 338		Combinational Circuits 394	
	6.6.7 Tasks and Functions 339		7.12.5 Flip-Flops with Clear Capability 39	
6.7	Concluding Remarks 343	713	Using Registers and Counters with CAD	
0.7	Problems 343	1.13	Tools 396	
	References 347		7.13.1 Including Registers and Counters	
	References 547		in Schematics 396	
			7.13.2 Using Library Modules in Verilog	
Ch	apter 7		Code 399	
FL	IP-FLOPS, REGISTERS,		7.13.3 Using Verilog Constructs for Register	
	UNTERS, AND A SIMPLE		and Counters 400	
-	OCESSOR 349	7.14	Design Examples 405	
IK		,	7.14.1 Bus Structure 405	
7.1	Basic Latch 351		7.14.2 Simple Processor 417	
7.2	Gated SR Latch 353		7.14.3 Reaction Timer 429	
	7.2.1 Gated SR Latch with NAND Gates 355		7.14.4 Register Transfer Level (RTL)	
7.3	Gated D Latch 356		Code 433	
	7.3.1 Effects of Propagation Delays 358	7.15	Concluding Remarks 434	

	Problems 434	8.8	FSM as an Arbiter Circuit 505
	References 442		8.8.1 Implementation of the Arbiter Circuit 508
Cho	opter 8		8.8.2 Minimizing the Output Delays
			for an FSM 511
~	NCHRONOUS SEQUENTIAL		8.8.3 Summary 511
CIR	RCUITS 445	8.9	Analysis of Synchronous Sequential
8.1	Basic Design Steps 447	0.7	Circuits 512
	8.1.1 State Diagram 447	8 10	Algorithmic State Machine (ASM)
	8.1.2 State Table 449	0.10	Charts 516
	8.1.3 State Assignment 449	9 11	Formal Model for Sequential Circuits 519
	8.1.4 Choice of Flip-Flops and Derivation		그 그 사람들은 사람들은 아이들은 사람들은 사람들은 사람들이 되었다.
	of Next-State and Output	8.12	Concluding Remarks 521
	Expressions 451		Problems 521
	8.1.5 Timing Diagram 453		References 525
	8.1.6 Summary of Design Steps 454	2	aje i saladnjane negoti na dosavaje se o
8.2	State-Assignment Problem 458	Cho	apter 9
	8.2.1 One-Hot Encoding 460	ASY	NCHRONOUS SEQUENTIAL
8.3	Mealy State Model 462	~	RCUITS 527
8.4	Design of Finite State Machines Using CAD		1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1
	Tools 467	9.1	Asynchronous Behavior 528
	8.4.1 Verilog Code for Moore-Type	9.2	Analysis of Asynchronous Circuits 531
	FSMs 467	9.3	Synthesis of Asynchronous Circuits 540
	8.4.2 Synthesis of Verilog Code 468	9.4	State Reduction 553
	8.4.3 Simulating and Testing the Circuit 470	9.5	State Assignment 568
	8.4.4 Alternative Styles of Verilog Code 471	7.0	9.5.1 Transition Diagram 571
	8.4.5 Summary of Design Steps When Using		9.5.2 Exploiting Unspecified Next-State
	CAD Tools 473		Entries 574
	8.4.6 Specifying the State Assignment in		9.5.3 State Assignment Using Additional
	Verilog Code 474		State Variables 578
	8.4.7 Specification of Mealy FSMs Using		9.5.4 One-Hot State Assignment 582
	Verilog 475	9.6	Hazards 584
8.5	Serial Adder Example 477	7.0	9.6.1 Static Hazards 585
	8.5.1 Mealy-Type FSM for Serial Adder 477		9.6.2 Dynamic Hazards 590
	8.5.2 Moore-Type FSM for Serial Adder 479		9.6.3 Significance of Hazards 592
	8.5.3 Verilog Code for the Serial Adder 480	0.7	
8.6	State Minimization 486	9.7	A Complete Design Example 592
	8.6.1 Partitioning Minimization	0.0	9.7.1 The Vending-Machine Controller 59
	Procedure 486	9.8	Concluding Remarks 599
	8.6.2 Incompletely Specified FSMs 493		Problems 599
8.7	Design of a Counter Using the Sequential		References 604
	Circuit Approach 495		
	8.7.1 State Diagram and State Table		apter 10
	for a Modulo-8 Counter 495	Die	GITAL SYSTEM DESIGN 605
	8.7.2 State Assignment 496		Total Carlos de La Carlos de La Carlo Carl
	8.7.3 Implementation Using D-Type	10.1	Building Block Circuits 606
	Flip-Flops 497		10.1.1 Flip-Flops and Registers with Enable
	8.7.4 Implementation Using JK-Type		Inputs 606
	Flip-Flops 498		10.1.2 Shift Registers with Enable
	8.7.5 Example—A Different Counter 502		Inputs 607