

Version 2

# Computer Architecture 1

HIGHER NATIONAL DIPLOMA

## 计算机体系结构 1

第二版

【英】苏格兰学历管理委员会 (SQA)


英文原版

### Unit Student Guide

COMPUTING: Software Development

DH2T 34



 中国时代经济出版社

  
SCOTTISH  
QUALIFICATIONS  
AUTHORITY

# Computer Architecture 1

HIGHER NATIONAL DIPLOMA

## 计算机体系结构 1

第二版


【英】苏格兰学历管理委员会 (SQA)

英文原版

### Unit Student Guide

COMPUTING: Software Development

DH2T 34



 中国时代经济出版社

SCOTTISH  
QUALIFICATIONS  
AUTHORITY



著作权合同登记 图字：01-2004-4870号

图书在版编目 (CIP) 数据

计算机体系结构 I (第二版) / 苏格兰学历管理委员会著. - 北京: 中国时代经济出版社, 2007.8

ISBN 978-7-80169-601-4

I. 计… II. 苏… III. 计算机体系结构-英文 IV. TP303

中国版本图书馆CIP数据核字 (2004) 第081914号

“First published by CMEPH”

“All Rights Reserved”

“Authorized Apograph/ Translation/Adaptation of the editions by the Scottish Qualifications Authority. All Intellectual Property Rights vest in the Scottish Qualifications Authority and no part of these “Works” may be reproduced in any form without the express written permission of Scottish Qualifications Authority”

书 名: 计算机体系结构 I (第二版)

作 者: 苏格兰学历管理委员会

出版发行: 中国时代经济出版社

社 址: 北京市丰台区玉林里 25 号楼

邮政编码: 100069

发行热线: (010)68320825 88361317

传 真: (010)68320634 68320697

网 址: [www.cmepub.com.cn](http://www.cmepub.com.cn)

电子邮箱: [zgscdj@hotmail.com](mailto:zgscdj@hotmail.com)

经 销: 各地新华书店

印 刷: 北京昌平百善印刷厂

开 本: 787×1092 1/16

印 张: 8

版 次: 2004 年 9 月第 1 版

2007 年 8 月第 2 版

印 次: 2012 年 6 月第 2 次印刷

书 号: ISBN 978-7-80169-601-4

定 价: 24.00 元

本书如有破损、缺页、装订错误, 请与本社发行部联系更换

版权所有 侵权必究

# Contents

<b>1</b>	<b>Introduction to the Scottish Qualifications Authority</b>	<b>1</b>
<b>2</b>	<b>Introduction to the Unit</b>	<b>3</b>
2.1	What is the Purpose of this Unit?	3
2.2	What are the Outcomes of this Unit?	4
2.3	What do I Need to be Able to Do in Order to Achieve this Unit?	4
2.4	Approximate Study Time for this Unit	5
2.5	Equipment/Material Required for this Unit	5
2.6	Symbols Used in this Unit	6
<b>3</b>	<b>Assessment Information for this Unit</b>	<b>9</b>
3.1	What do I Have to Do to Achieve this Unit?	9
<b>4</b>	<b>Suggested Lesson Plan</b>	<b>13</b>
<b>5</b>	<b>Learning Material</b>	<b>15</b>
5.1	Section 1 — Data Representation and Base Number Systems	15
5.2	Section 2 — Computer System Components	61
5.3	Section 3 — CPU Operation	84

---

<b>6</b>	<b>Additional Reading Material</b>	<b>105</b>
<b>7</b>	<b>Solutions to Self-Assessed Questions and Activities</b>	<b>107</b>
<b>8</b>	<b>Copyright References</b>	<b>121</b>
<b>9</b>	<b>Acknowledgements</b>	<b>123</b>

# 1

## Introduction to the Scottish Qualifications Authority

This Unit **DH2H 34: Computer Architecture 1** has been devised and developed by the Scottish Qualifications Authority (SQA). Here is an explanation of the SQA and its work:

The SQA is the national body in Scotland responsible for the development, accreditation, assessment, and certification of qualifications other than degrees.

Its website can be viewed on: [www.sqa.org.uk](http://www.sqa.org.uk)

SQA's functions are to:

- devise, develop and validate qualifications, and keep them under review
- accredit qualifications
- approve education and training establishments as being suitable for entering people for these qualifications
- arrange for, assist in, and carry out, the assessment of people taking SQA qualifications

- quality assure education and training establishments which offer SQA qualifications
- issue certificates to candidates.

In order to pass SQA units, students must complete prescribed assessments. These assessments must meet certain standards.

The Unit Specification outlines the three Outcomes that students must complete in order to achieve this unit. The Specification also details the knowledge and/or skills required to achieve the outcome or outcomes. The Evidence Requirements prescribe the type, standard and amount of evidence required for each outcome or outcomes.

# 2

## Introduction to the Unit

### 2.1 What is the Purpose of this Unit?

This Unit is designed to help you develop broad general knowledge and understanding of the theoretical concepts, principles, boundaries and scope of the mechanisms that underpin the use of digital computers.

This includes the way in which the internal representation of data within the machine can be translated into output values that are meaningful to the user.

Study of the Unit also provides a foundation knowledge of the mechanisms used by a processor to communicate with memory and external devices, how a processor deals with requests from external sources, and the characteristics and requirements of the devices that processors can be regularly expected to deal with.

The study of the Unit will be of particular benefit to those who wish to undertake further study in the fields of computer programming, providing technical support to other users or new media production.



## 2.2

What are the Outcomes of this Unit?

This Unit has three outcomes:

1. Demonstrate an ability to manipulate and translate data representations.
2. Demonstrate an understanding of the functions of computer system components.
3. Demonstrate an understanding of the principles of Central Processor Unit (CPU) operation.

## 2.3

What do I Need to be Able to Do in Order to Achieve this Unit?

Most computer data is represented numerically and in **Outcome 1** you will learn how to convert values between different base number systems (e. g. denary, binary, hexadecimal), carry out arithmetic operations in these different base number systems and carry out Boolean Logic operations to process numerical data. You will also learn how text characters are represented in computer storage.

In **Outcome 2** you will learn about the following:

- The functional components of a computer system.
- The physical and functional characteristics of memory.
- Methods of communication between the CPU and peripheral devices.
- Read/write operations.

In **Outcome 3** you will learn to identify all of the internal components of the CPU and to describe their function and operation. You will also discover how machine operations are organised and represented by analysing the fetch/execute cycle for given operations.

2.4  
Approximate  
Study Time  
for this Unit

While the exact time allocated to this Unit is at the discretion of the Centre, the notional design length is 40 hours.

2.5  
Equipment/  
Material  
Required for  
this Unit

- Physical samples of hardware including ROM, EPROM and RAM chips would be of benefit when studying Section 5.2. Ask your tutor about these.
- Similarly, physical samples of processor chips may be used to aid the delivery of Section 5.3.
- You will require access to the Internet via a suitable PC or MAC computer as there are several references to websites throughout the learning materials.

## 2.6 Symbols Used in this Unit

The various Learning Materials sections are designed so that you can work at your own pace, with tutor support. As you work through the Learning Materials ( see Chapter 5), you will encounter symbols. These symbols indicate that you are expected to do a task. **These tasks are not Outcome Assessments.** They are exercises designed to consolidate learning or encourage thought, in preparation for the Outcome Assessment ( see Chapter 3-Assessment Information for this Unit) .

### Activity



This symbol indicates an Activity ( A ). In this Unit, you will be asked to undertake a variety of Activities ( A ). Usually, Activities are used to improve or consolidate your understanding of the subject in general or a particular feature of it.

### Self-Assessed Question



This symbol indicates a Self-Assessed Question. Using a Self-Assessed Question helps you check your understanding of the content that you have already covered.

Everything is provided for you to check your own responses. Answers to the Self-Assessed Questions and Activities are to be found at the back of the Unit Student Guide. Where suggested responses to Self-Assessed Questions and Activities are provided in the Unit Student Guide, **you are strongly discouraged from looking at these responses before you attempt them.** The Self-Assessed Questions and Activities throughout the Unit Student Guide will help you to prepare yourself for the formal assessments, and to identify topic areas in which you will require clarification and additional tutor support. The Self-Assessed Questions and Activities will not serve this purpose if you look at the answers before trying them!

Self-Assessed Questions and Activities are designed to be checked by you. No tutor input is necessary at this stage unless special help is requested, although from time to time your tutor may wish to view your responses to Self-Assessed Questions to see how you are progressing.



# 3

## Assessment Information for this Unit

### 3.1

What do I  
Have to Do to  
Achieve this  
Unit?

To achieve this Unit you must pass the assessments for each Outcome.

#### Outcome 1

Evidence for all the knowledge and/or skills in this Outcome will be assessed using 20 multiple-choice questions. The questions presented must change on **each** assessment occasion. All Evidence Requirements must be covered at least **once** with additional questions at the discretion of the centre.

1. Perform addition and subtraction between two binary values and two hexadecimal values not less than one byte long.
2. Convert:
  - integer numbers in base ten (denary) to base sixteen (hexadecimal) and base sixteen to base ten
  - integer numbers in base ten (denary) to base two (binary) and base two to base ten
  - integer numbers in base two (binary) to base

- sixteen (hexadecimal)
  - integer number in base sixteen (hexadecimal) to base two.
3. Apply standard Boolean operators ( AND, OR, XOR and NOT) in relation to gates with binary inputs not less than eight bits.
  4. Convert 7-bit ASCII text to binary, and binary values to 7-bit ASCII.
  5. Convert modern character representations to characters and characters to modern character representations.

## **Outcome 2**

You will be required to provide evidence of your knowledge and skills for the following:

1. Draw a block diagram of the major components of a computer system and bus connections describing the function of each block including the bus functions.
2. Describe the fundamental types of memory ( RAM and ROM) that can be connected to a CPU and the reasons why they are included in a system. You must provide a correct expansion of the name or acronym of at least five different types of memory. The list must be a sample of seven currently

available types and must include (i) RAM, (ii) ROM, and could include (iii) DRAM, (iv) PROM, (v) SRAM, (vi) EPROM, (vii) Flash memory. Describe the terms 'access speed' and 'cycle time'.

3. Differentiate between polling and interrupts as a way of transferring data between the CPU and peripheral devices. You must correctly state, for two scenarios, whether a scenario describes a polled or interrupt driven approach. Any major disadvantages of the approach should be correctly stated. The scenarios need not be confined to computer systems, as long as the distinction between the two approaches remains clear.
4. Detail the sequence of events when a system performs activities using the system bus. You must correctly trace the sequence of activities on the system buses for at least two different activities, sampled from (i) reading from memory, (ii) writing to memory, (iii) writing to an I/O port, (iv) reading from an I/O port. Such traces must not contain error rates higher than one error per eight steps.
5. Interpret graphical/tabular information from supplied materials.

Assessment for this Outcome must be based on **all** of the five items above. Different assessment events must sample different subsets. Alternative assessment instruments must use different values/scenarios as far



as possible.

### **Outcome 3**

You should provide evidence to demonstrate your ability to:

1. State the function and operation of all the internal components of the processor including timing and control unit, decoder, instruction register, data buffer, MAR ( memory address register ), PC ( program counter ), general purpose register and ALU ( arithmetic and logic unit ).
2. Detail the activities involved in the fetch/execute cycle. The candidate will be required to provide a trace of the activities of the processor as it performs two different assembly level instructions. One instruction should be adding a value from memory to the accumulator; the second should be an indirect load of a value from memory to a general purpose register. Evidence will be collected on a supplied pro-forma with spaces to record the values in registers as they change when the cycles of the fetch/execute cycle progress. You must complete this exercise with no higher an error rate than one step in ten.

Assessment for this Outcome must be based on all of the topics detailed above. Alternative assessment instruments must use different values/scenarios.