

英文版



微电子电路设计(第四版)

Microelectronic Circuit Design
Fourth Edition



[美] Richard C. Jaeger 著Travis N. Blalock



微电子电路设计

(第四版)

(英文版)

Microelectronic Circuit Design Fourth Edition

[美] Richard C. Jaeger 著 Travis N. Blalock

電子工業出版社・ Publishing House of Electronics Industry 北京・BEIJING

内容简介

本书涵盖了微电子电路设计所需基础知识,主要由三个部分组成。第一部分介绍固态电子学与器件,讨论了电子学的发展与电路分析方法、半导体物理和以MOSFET和双极型晶体管为代表的微电子器件的工作原理、i-v特性及 SPICE 模型等。第二部分为数字电路,包括数字电路的基本概念和 CMOS 电路、存储电路、ECL与TTL等双极型逻辑电路的设计方法,并简要介绍了 BiCMOS 电路。第三部分为模拟电路,以理想运算放大器和 SPICE 仿真为基础介绍了不同结构运算放大器的相关特性、小信号模型、具体分析方法和集成设计技术,最后讨论了放大器的频率响应、反馈和振荡器等问题。通过学习本书可以全面了解现代微电子电路设计,包括模拟与数字、分立与集成,了解内部结构也有利于系统设计中对集成电路的适当选择。

本书适用做电子信息类各专业本科生基础课的双语教材或参考书,也可作为研究生或相关领域工程技术人员的参考资料。

Richard C. Jaeger ,Travis N. Blalock: Microelectronic Circuit Design, Fourth Edition.

ISBN: 978-0-07-338045-8

Copyright© 2010 by The McGraw-Hill Companies, Inc.

All Rights reserved. No part of this publication may be reproduced or distributed in any means, or stored in a database or retrieval system, without the prior written permission of the publisher.

This authorized Bilingual edition is jointly published by McGraw-Hill Education (Asia) Co. and Publishing House of Electronics Industry. This edition is authorized for sale only in the mainland of China exclusively (except Taiwan, Hong Kong SAR and Macau SAR).

Copyright © 2011 by McGraw-Hill Education (Asia), a division of the Singapore Branch of the McGrow-Hill Companies, Inc. and Publishing House of Electronics Industry.

Unauthorized export of this edition is a violation of the Copyright Act. Violation of this Law is subject to Civil and Criminal Penalties.

版权所有。未经出版人事先书面许可,对本出版物的任何部分不得以任何方式或途径复制或传播,包括但不限于复印、录制、录音,或通过任何数据库、信息或可检索的系统。

本书双语版专有出版权由美国麦格劳-希尔教育出版(亚洲)公司授予电子工业出版社。此版本仅限在中国大陆销售。专有出版权受法律保护。

本书封底贴有 McGraw-Hill 公司的激光防伪标贴,无标签者不得销售。

版权贸易合同登记号 图字: 01-2010-7891

图书在版编目(CIP)数据

微电子电路设计 = Microelectronic Circuit Design: 第 4 版: 英文/(美) 耶格(Jaeger, R.), (美) 布莱洛克(Blalock, T.)著. – 北京: 电子工业出版社, 2011.1

国外电子与通信教材系列

ISBN 978-7-121-12712-0

I.①微··· Ⅱ.①耶··· ②布··· Ⅲ.①超大规模集成电路 – 电路设计 – 高等学校 – 教材 – 英文 Ⅳ.① TN470.2 中国版本图书馆 CIP 数据核字(2010)第 260933 号

策划编辑:马 岚

责任编辑: 李秦华

印 刷:涿州市京南印刷厂

装 订:涿州市桃园装订有限公司

出版发行: 电子工业出版社

北京市海淀区万寿路 173 信箱 邮编: 100036

开 本: 787 × 1092 1/16 印张: 85 字数: 2475 千字

印 次: 2011年1月第1次印刷

定 价: 132.00元

凡所购买电子工业出版社的图书有缺损问题,请向购买书店调换;若书店售缺,请与本社发行部联系。联系及邮购电话:(010)88254888。

质量投诉请发邮件至zlts@phei.com.cn, 盗版侵权举报请发邮件至dbqq@phei.com.cn。

服务热线: (010) 88258888。

2001年7月间,电子工业出版社的领导同志邀请各高校十几位通信领域方面的老师,商量引进 国外教材问题。与会同志对出版社提出的计划十分赞同,大家认为,这对我国通信事业、特别是对 高等院校通信学科的教学工作会很有好处。

教材建设是高校教学建设的主要内容之一。编写、出版一本好的教材,意味着开设了一门好的课程,甚至可能预示着一个崭新学科的诞生。20世纪40年代MIT 林肯实验室出版的一套28本雷达丛书,对近代电子学科、特别是对雷达技术的推动作用,就是一个很好的例子。

我国领导部门对教材建设一直非常重视。20世纪80年代,在原教委教材编审委员会的领导下,汇集了高等院校几百位富有教学经验的专家,编写、出版了一大批教材;很多院校还根据学校的特点和需要,陆续编写了大量的讲义和参考书。这些教材对高校的教学工作发挥了极好的作用。近年来,随着教学改革不断深入和科学技术的飞速进步,有的教材内容已比较陈旧、落后,难以适应教学的要求,特别是在电子学和通信技术发展神速、可以讲是日新月异的今天,如何适应这种情况,更是一个必须认真考虑的问题。解决这个问题,除了依靠高校的老师和专家撰写新的符合要求的教科书外,引进和出版一些国外优秀电子与通信教材,尤其是有选择地引进一批英文原版教材,是会有好处的。

一年多来,电子工业出版社为此做了很多工作。他们成立了一个"国外电子与通信教材系列"项目组,选派了富有经验的业务骨干负责有关工作,收集了230余种通信教材和参考书的详细资料,调来了100余种原版教材样书,依靠由20余位专家组成的出版委员会,从中精选了40多种,内容丰富,覆盖了电路理论与应用、信号与系统、数字信号处理、微电子、通信系统、电磁场与微波等方面,既可作为通信专业本科生和研究生的教学用书,也可作为有关专业人员的参考材料。此外,这批教材,有的翻译为中文,还有部分教材直接影印出版,以供教师用英语直接授课。希望这些教材的引进和出版对高校通信教学和教材改革能起一定作用。

在这里,我还要感谢参加工作的各位教授、专家、老师与参加翻译、编辑和出版的同志们。各位专家认真负责、严谨细致、不辞辛劳、不怕琐碎和精益求精的态度,充分体现了中国教育工作者和出版工作者的良好美德。

随着我国经济建设的发展和科学技术的不断进步,对高校教学工作会不断提出新的要求和希望。我想,无论如何,要做好引进国外教材的工作,一定要联系我国的实际。教材和学术专著不同,既要注意科学性、学术性,也要重视可读性,要深入浅出,便于读者自学;引进的教材要适应高校教学改革的需要,针对目前一些教材内容较为陈旧的问题,有目的地引进一些先进的和正在发展中的交叉学科的参考书;要与国内出版的教材相配套,安排好出版英文原版教材和翻译教材的比例。我们努力使这套教材能尽量满足上述要求,希望它们能放在学生们的课桌上,发挥一定的作用。

最后,预祝"国外电子与通信教材系列"项目取得成功,为我国电子与通信教学和通信产业的发展培土施肥。也恳切希望读者能对这些书籍的不足之处、特别是翻译中存在的问题,提出意见和建议,以便再版时更正。

美姑哥

中国工程院院士、清华大学教授"国外电子与通信教材系列"出版委员会主任

出版说明

进入21世纪以来,我国信息产业在生产和科研方面都大大加快了发展速度,并已成为国民经济发展的支柱产业之一。但是,与世界上其他信息产业发达的国家相比,我国在技术开发、教育培训等方面都还存在着较大的差距。特别是在加入WTO后的今天,我国信息产业面临着国外竞争对手的严峻挑战。

作为我国信息产业的专业科技出版社,我们始终关注着全球电子信息技术的发展方向,始终把引进国外优秀电子与通信信息技术教材和专业书籍放在我们工作的重要位置上。在2000年至2001年间,我社先后从世界著名出版公司引进出版了40余种教材,形成了一套"国外计算机科学教材系列",在全国高校以及科研部门中受到了欢迎和好评,得到了计算机领域的广大教师与科研工作者的充分肯定。

引进和出版一些国外优秀电子与通信教材,尤其是有选择地引进一批英文原版教材,将有助于我国信息产业培养具有国际竞争能力的技术人才,也将有助于我国国内在电子与通信教学工作中掌握和跟踪国际发展水平。根据国内信息产业的现状、教育部《关于"十五"期间普通高等教育教材建设与改革的意见》的指示精神以及高等院校老师们反映的各种意见,我们决定引进"国外电子与通信教材系列",并随后开展了大量准备工作。此次引进的国外电子与通信教材均来自国际著名出版商,其中影印教材约占一半。教材内容涉及的学科方向包括电路理论与应用、信号与系统、数字信号处理、微电子、通信系统、电磁场与微波等,其中既有本科专业课程教材,也有研究生课程教材,以适应不同院系、不同专业、不同层次的师生对教材的需求,广大师生可自由选择和自由组合使用。我们还将与国外出版商一起,陆续推出一些教材的教学支持资料,为授课教师提供帮助。

此外,"国外电子与通信教材系列"的引进和出版工作得到了教育部高等教育司的大力支持和帮助,其中的部分引进教材已通过"教育部高等学校电子信息科学与工程类专业教学指导委员会"的审核,并得到教育部高等教育司的批准,纳入了"教育部高等教育司推荐——国外优秀信息科学与技术系列教学用书"。

为做好该系列教材的翻译工作,我们聘请了清华大学、北京大学、北京邮电大学、南京邮电大学、东南大学、西安交通大学、天津大学、西安电子科技大学、电子科技大学、中山大学、哈尔滨工业大学、西南交通大学等著名高校的教授和骨干教师参与教材的翻译和审校工作。许多教授在国内电子与通信专业领域享有较高的声望,具有丰富的教学经验,他们的渊博学识从根本上保证了教材的翻译质量和专业学术方面的严格与准确。我们在此对他们的辛勤工作与贡献表示衷心的感谢。此外,对于编辑的选择,我们达到了专业对口;对于从英文原书中发现的错误,我们通过与作者联络、从网上下载勘误表等方式,逐一进行了修订;同时,我们对审校、排版、印制质量进行了严格把关。

今后,我们将进一步加强同各高校教师的密切关系,努力引进更多的国外优秀教材和教学参考书,为我国电子与通信教材达到世界先进水平而努力。由于我们对国内外电子与通信教育的发展仍存在一些认识上的不足,在选题、翻译、出版等方面的工作中还有许多需要改进的地方,恳请广大师生和读者提出批评及建议。

电子工业出版社

教材出版委员会

主 任 吴佑寿 中国工程院院士、清华大学教授

副主任 林金桐 北京邮电大学校长、教授、博士生导师

杨千里 总参通信部副部长,中国电子学会会士、副理事长

中国通信学会常务理事、博士生导师

委 员 林孝康 清华大学教授、博士生导师、电子工程系副主任、通信与微波研究所所长

教育部电子信息科学与工程类专业教学指导分委员会委员

徐安士 北京大学教授、博士生导师、电子学系主任

樊昌信 西安电子科技大学教授、博士生导师

中国通信学会理事、IEEE会士

程时昕 东南大学教授、博士生导师

郁道银 天津大学副校长、教授、博士生导师

教育部电子信息科学与工程类专业教学指导分委员会委员

阮秋琦 北京交通大学教授、博士生导师

计算机与信息技术学院院长、信息科学研究所所长

国务院学位委员会学科评议组成员

张晓林 北京航空航天大学教授、博士生导师、电子信息工程学院院长

教育部电子信息科学与电气信息类基础课程教学指导分委员会副主任委员

中国电子学会常务理事

郑宝玉 南京邮电大学副校长、教授、博士生导师

教育部电子信息与电气学科教学指导委员会委员

朱世华 西安交通大学副校长、教授、博士生导师

教育部电子信息科学与工程类专业教学指导分委员会副主任委员

彭启琮 电子科技大学教授、博士生导师、通信与信息工程学院院长

教育部电子信息科学与电气信息类基础课程教学指导分委员会委员

毛军发 上海交通大学教授、博士生导师、电子信息与电气工程学院副院长

教育部电子信息与电气学科教学指导委员会委员

赵尔沅 北京邮电大学教授、《中国邮电高校学报(英文版)》编委会主任

钟允若 原邮电科学研究院副院长、总工程师

刘 彩 中国通信学会副理事长兼秘书长,教授级高工

信息产业部通信科技委副主任

杜振民 电子工业出版社原副社长

王志功 东南大学教授、博士生导师、射频与光电集成电路研究所所长

教育部高等学校电子电气基础课程教学指导分委员会主任委员

张中兆 哈尔滨工业大学教授、博士生导师、电子与信息技术研究院院长

范平志 西南交通大学教授、博士生导师、信息科学与技术学院院长

PREFACE

Through study of this text, the reader will develop a comprehensive understanding of the basic techniques of modern electronic circuit design, analog and digital, discrete and integrated. Even though most readers may not ultimately be engaged in the design of integrated circuits (ICs) themselves, a thorough understanding of the internal circuit structure of ICs is prerequisite to avoiding many pitfalls that prevent the effective and reliable application of integrated circuits in system design.

Digital electronics has evolved to be an extremely important area of circuit design, but it is included almost as an afterthought in many introductory electronics texts. We present a more balanced coverage of analog and digital circuits. The writing integrates the authors' extensive industrial backgrounds in precision analog and digital design with their many years of experience in the classroom. A broad spectrum of topics is included, and material can easily be selected to satisfy either a two-semester or three-quarter sequence in electronics.

IN THIS EDITION

This edition continues to update the material to achieve improved readability and accessibility to the student. In addition to general material updates, a number of specific changes have been included in Parts I and II, Solid-State Electronics and Devices and Digital Electronics, respectively. A new closed-form solution to four-resistor MOSFET biasing is introduced as well as an improved iterative strategy for diode Q-point analysis. JFET devices are important in analog design and have been reintroduced at the end of Chapter 4. Simulation-based logic gate scaling is introduced in the MOS logic chapters, and an enhanced discussion of noise margin is included as a new Electronics-in-Action (EIA) feature. Current-mode logic (CML) is heavily used in high performance SiGe ICs, and a CML section is added to the Bipolar Logic chapter.

This revision contains major reorganization and revision of the analog portion (Part III) of the text. The introductory amplifier material (old Chapter 10) is now introduced

in a "just-in-time" basis in the three op-amp chapters. Specific sections have been added with qualitative descriptions of the operation of basic op-amp circuits and each transistor amplifier configuration as well as the transistors themselves.

Feedback analysis using two-ports has been eliminated from Chapter 18 in favor of a consistent loop-gain analysis approach to all feedback configurations that begins in the op-amp chapters. The important successive voltage and current injection technique for finding loop-gain is now included in Chapter 11, and Blackman's theorem is utilized to find input and output resistances of closed-loop amplifiers. SPICE examples have been modified to utilize three- and five-terminal built-in op-amp models.

Chapter 10, Analog Systems and Ideal Operational Amplifiers, provides an introduction to amplifiers and covers the basic ideal op-amp circuits.

Chapter 11, Characteristics and Limitations of Operational Amplifiers, covers the limitations of nonideal op amps including frequency response and stability and the four classic feedback circuits including series-shunt, shunt-shunt, shunt-series and series-series feedback amplifiers.

Chapter 12, Operational Amplifier Applications, collects together all the op-amp applications including multistage amplifiers, filters, A/D and D/A converters, sinusoidal oscillators, and multivibrators.

Redundant material in transistor amplifier chapters 13 and 14 has been merged or eliminated wherever possible. Other additions to the analog material include discussion of relations between MOS logic inverters and common-source amplifiers, distortion reduction through feedback, the relationship between step response and phase margin, NMOS differential amplifiers with NMOS load transistors, the regulated cascode current source, and the Gilbert multiplier.

Because of the renaissance and pervasive use of RF circuits, the introductory section on RF amplifiers, now in Chapter 17, has been expanded to include shunt-peaked and tuned amplifiers, and the use of inductive degeneration in common-source amplifiers. New material on mixers includes passive, active, single- and double-balanced mixers and the widely used Gilbert mixer.

Chapter 18, Transistor Feedback Amplifiers and Oscillators, presents examples of transistor feedback amplifiers and transistor oscillator implementations. The transistor oscillator section has been expanded to include a discussion of negative resistance in oscillators and the negative G_m oscillator cell.

Several other important enhancements include:

- SPICE support on the web now includes examples in NI MultisimTM software in addition to PSpice[®].
- · At least 35 percent revised or new problems.
- New PowerPoint[®] slides are available from McGraw-Hill.
- A group of tested design problems are also available.

The Structured Problem Solving Approach continues to be utilized throughout the examples. We continue to expand the popular Electronics-in-Action Features with the addition of Diode Rectifier as an AM Demodulator; High Performance CMOS Technologies; A Second Look at Noise Margins (graphical flip-flop approach); Offset Voltage, Bias Current and CMRR Measurement; Sample-and-Hold Circuits; Voltage Regulator with Series Pass Transistor; Noise Factor, Noise Figure and Minimum Detectable Signal; Series-Parallel and Parallel-Series Network Transformations; and Passive Diode Ring Mixer.

Chapter Openers enhance the readers understanding of historical developments in electronics. Design notes highlight important ideas that the circuit designer should remember. The World Wide Web is viewed as an integral extension of the text, and a wide range of supporting materials and resource links are maintained and updated on the McGraw-Hill website (www.mhhe.com/jaeger).

Features of the book are outlined below.

The Structured Problem-Solving Approach is used throughout the examples.

Electronics-in-Action features in each chapter.

Chapter openers highlighting developments in the field of electronics.

Design Notes and emphasis on practical circuit design.

Broad use of SPICE throughout the text and examples.

Integrated treatment of device modeling in SPICE.

Numerous Exercises, Examples, and Design Examples.

Large number of new problems.

Integrated web materials.

Continuously updated web resources and links.

Placing the digital portion of the book first is also beneficial to students outside of electrical engineering, particularly computer engineering or computer science majors, who may only take the first course in a sequence of electronics courses.

The material in Part II deals primarily with the internal design of logic gates and storage elements. A comprehensive discussion of NMOS and CMOS logic design is presented in Chapters 6 and 7, and a discussion of memory cells and peripheral circuits appears in Chapter 8. Chapter 9 on bipolar logic design includes discussion of ECL, CML and TTL. However, the material on bipolar logic has been reduced in deference to the import of MOS technology. This text does not include any substantial design at the logic block level, a topic that is fully covered in digital design courses.

Parts I and II of the text deal only with the large-signal characteristics of the transistors. This allows readers to become comfortable with device behavior and i-v characteristics before they have to grasp the concept of splitting circuits into different pieces (and possibly different topologies) to perform dc and ac small-signal analyses. (The concept of a small-signal is formally introduced in Part III, Chapter 13.)

Although the treatment of digital circuits is more extensive than most texts, more than 50 percent of the material in the book, Part III, still deals with traditional analog circuits. The analog section begins in Chapter 10 with a discussion of amplifier concepts and classic ideal op-amp circuits. Chapter 11 presents a detailed discussion of nonideal op amps, and Chapter 12 presents a range of op-amp applications. Chapter 13 presents a comprehensive development of the small-signal models for the diode, BJT, and FET. The hybrid-pi model and pi-models for the BJT and FET are used throughout.

Chapter 14 provides in-depth discussion of singlestage amplifier design and multistage ac coupled amplifiers. Coupling and bypass capacitor design is also covered in Chapter 14. Chapter 15 discusses dc coupled multistage amplifiers and introduces prototypical op amp circuits. Chapter 16 continues with techniques that are important in IC design and studies the classic 741 operational amplifier.

Chapter 17 develops the high-frequency models for the transistors and presents a detailed discussion of analysis of high-frequency circuit behavior. The final chapter presents examples of transistor feedback amplifiers. Discussion of feedback amplifier stability and oscillators conclude the text.

DESIGN

Design remains a difficult issue in educating engineers. The use of the well-defined problem-solving methodology presented in this text can significantly enhance the students ability to understand issues related to design. The design examples assist in building an understanding of the design process.

Part II launches directly into the issues associated with the design of NMOS and CMOS logic gates. The effects of device and passive-element tolerances are discussed throughout the text. In today's world, low-power, low-voltage design, often supplied from batteries, is playing an increasingly important role. Logic design examples have moved away from 5 V to lower power supply levels. The use of the computer, including MATLAB®, spreadsheets, or standard high-level languages to explore design options is a thread that continues throughout the text.

Methods for making design estimates and decisions are stressed throughout the analog portion of the text. Expressions for amplifier behavior are simplified beyond the standard hybrid-pi model expressions whenever appropriate. For example, the expression for the voltage gain of an amplifier in most texts is simply written as $|A_v| = g_m R_L$, which tends to hide the power supply voltage as the fundamental design variable. Rewriting this expression in approximate form as $g_m R_L \cong 10 V_{CC}$ for the BJT, or $g_m R_L \cong V_{DD}$ for the FET, explicitly displays the dependence of amplifier design on the choice of power supply voltage and provides a simple first-order design estimate for the voltage gain of the common-emitter and common-source amplifiers. The gain advantage of the BJT stage is also clear. These approximation techniques and methods for performance estimation are included as often as possible. Comparisons and design tradeoffs between the properties of BJTs and FETs are included throughout Part III.

Worst-case and Monte-Carlo analysis techniques are introduced at the end of the first chapter. These are not topics traditionally included in undergraduate courses. However, the ability to design circuits in the face of wide component tolerances and variations is a key component of electronic circuit design, and the design of circuits using standard components and tolerance assignment are discussed in examples and included in many problems.

PROBLEMS AND INSTRUCTOR SUPPORT

Specific design problems, computer problems, and SPICE problems are included at the end of each chapter. Design problems are indicated by \bigcirc , computer problems are in-

dicated by , and SPICE problems are indicated by . The problems are keyed to the topics in the text with the more difficult or time-consuming problems indicated by and **. An Instructor's Manual containing solutions to all the problems is available from the authors. In addition, the graphs and figures are available as PowerPoint files and can be retrieved from the website. Instructor notes are available as PowerPoint slides.

ELECTRONIC TEXTBOOK OPTION

This text is offered through CourseSmart for both instructors and students. CourseSmart is an online resource where students can purchase the complete text online at almost half the cost of a traditional text. Purchasing the eTextbook allows students to take advantage of CourseSmart's web tools for learning, which include full text search, notes and highlighting, and email tools for sharing notes between classmates. To learn more about CourseSmart options, contact your sales representative or visit www.CourseSmart.com.

COSMOS

Complete Online Solutions Manual Organization System (COSMOS). Professors can benefit from McGraw-Hill's COSMOS electronic solutions manual. COSMOS enables instructors to generate a limitless supply of problem material for assignment, as well as transfer and integrate their own problems into the software. For additional information, contact your McGraw-Hill sales representative.

COMPUTER USAGE AND SPICE

The computer is used as a tool throughout the text. The authors firmly believe that this means more than just the use of the SPICE circuit analysis program. In today's computing environment, it is often appropriate to use the computer to explore a complex design space rather than to try to reduce a complicated set of equations to some manageable analytic form. Examples of the process of setting up equations for iterative evaluation by computer through the use of spreadsheets, MATLAB, and/or standard high-level language programs are illustrated in several places in the text. MATLAB is also used for Nyquist and Bode plot generation and is very useful for Monte Carlo analysis.

On the other hand, SPICE is used throughout the text. Results from SPICE simulation are included throughout and numerous SPICE problems are to be found in the problem sets. Wherever helpful, a SPICE analysis is used with most examples. This edition also emphasizes the differences and utility of the dc, ac, transient, and transfer function analysis modes in SPICE. A discussion of SPICE

device modeling is included following the introduction to each semiconductor device, and typical SPICE model parameters are presented with the models.

ACKNOWLEDGMENTS

We want to thank the large number of people who have had an impact on the material in this text and on its preparation. Our students have helped immensely in polishing the manuscript and have managed to survive the many revisions of the manuscript. Our department heads, J. D. Irwin of Auburn University and L. R. Harriott of the University of Virginia, have always been highly supportive of faculty efforts to develop improved texts.

We want to thank all the reviewers and survey respondents including

Vijay K. Arora
Wilkes University
Kurt Behpour
California Polytechnic
State University,
San Luis Obispo
David A. Borkholder
Rochester Institute of
Technology
Dmitri Donetski
Stony Brook University
Ethan Farquhar
The University of Tennessee,
Knoxville
Melinda Holtzman

Portland State University

Anthony Johnson
The University of Toledo
Marian K. Kazimierczuk
Wright State University
G. Roientan Lahiji
Professor, Iran University
of Science and
Technology
Adjunct Professor,
University of Michigan
Stanislaw F. Legowski
University of Wyoming
Milica Markovic
California State University
Sacramento

James E. Morris
Portland State University
Maryam Moussavi
California State University
Long Beach

Kenneth V. Noren University of Idaho John Ortiz University of Texas at San Antonio

We are also thankful for inspiration from the classic text *Applied Electronics* by J. F. Pierce and T. J. Paulus. Professor Blalock learned electronics from Professor Pierce many years ago and still appreciates many of the analytical techniques employed in their long out-of-print text.

We would like to thank Gabriel Chindris of Technical University of Cluj-Napoca in Romania for his assistance in creating the simulations for the NI MultisimTM examples.

Finally, we want to thank the team at McGraw-Hill including Raghothaman Srinivasan, Global Publisher; Darlene Schueller, Developmental Editor; Curt Reynolds, Senior Marketing Manager; Jane Mohr, Senior Project Manager; Brenda Rolwes, Design Coordinator; John Leland and LouAnn Wilson, Photo Research Coordinators; Kara Kudronowicz, Senior Production Supervisor; Sandy Schnee, Senior Media Project Manager; and Dheeraj Chahal, Full Service Project Manager, MPS Limited.

In developing this text, we have attempted to integrate our industrial backgrounds in precision analog and digital design with many years of experience in the classroom. We hope we have at least succeeded to some extent. Constructive suggestions and comments will be appreciated.

> Richard C. Jaeger Auburn University

Travis N. Blalock University of Virginia

CONTENTS

P	A	R	T	0	N	E						
S	0	LI	D	S1	A	T	E	ELE	CT	RC	IN	C
A	N	D	D	EV	IC	E	S	1				

CHAPTER 1

INTRODUCTION TO ELECTRONICS 3

- 1.1 A Brief History of Electronics:From Vacuum Tubes to Giga-ScaleIntegration 5
- 1.2 Classification of Electronic Signals 8
 - 1.2.1 Digital Signals 9
 - 1.2.2 Analog Signals 9
 - 1.2.3 A/D and D/A Converters—Bridging the Analog and Digital Domains 10
- 1.3 Notational Conventions 12
- 1.4 Problem-Solving Approach 13
- 1.5 Important Concepts from Circuit Theory 15
 - 1.5.1 Voltage and Current Division 15
 - 1.5.2 Thévenin and Norton Circuit Representations 16
- 1.6 Frequency Spectrum of Electronic Signals 21
- 1.7 Amplifiers 22
 - 1.7.1 Ideal Operational Amplifiers 23
 - 1.7.2 Amplifier Frequency Response 25
- 1.8 Element Variations in Circuit Design 26
 - 1.8.1 Mathematical Modeling of Tolerances 26
 - 1.8.2 Worst-Case Analysis 27
 - 1.8.3 Monte Carlo Analysis 29
 - 1.8.4 Temperature Coefficients 32
- 1.9 Numeric Precision 34
 - Summary 34
 - Key Terms 35
 - References 36
 - Additional Reading 36
 - Problems 37

CHAPTER 2

SOLID-STATE ELECTRONICS 42

- 2.1 Solid-State Electronic Materials 44
- 2.2 Covalent Bond Model 45
- 2.3 Drift Currents and Mobility in Semiconductors 48

- 2.3.1 Drift Currents 48
- 2.3.2 Mobility 49
- 2.3.3 Velocity Saturation 49
- 2.4 Resistivity of Intrinsic Silicon 50
- 2.5 Impurities in Semiconductors 51
 - 2.5.1 Donor Impurities in Silicon 52
 - 2.5.2 Acceptor Impurities in Silicon 52
- 2.6 Electron and Hole Concentrations in Doped Semiconductors 52
 - 2.6.1 n-Type Material $(N_D > N_A)$ 53
 - 2.6.2 p-Type Material $(N_A > N_D)$ 54
- 2.7 Mobility and Resistivity in Doped Semiconductors 55
- 2.8 Diffusion Currents 59
- 2.9 Total Current 60
- 2.10 Energy Band Model 61
 - 2.10.1 Electron–Hole Pair Generation in an Intrinsic Semiconductor 61
 - 2.10.2 Energy Band Model for a Doped Semiconductor 62
 - 2.10.3 Compensated Semiconductors 62
- 2.11 Overview of Integrated Circuit
 - Fabrication 64
 - Summary 67
 - Key Terms 68
 - Reference 69
 - Additional Reading 69
 - Important Equations 69
 - Problems 70

CHAPTER 3

SOLID-STATE DIODES AND DIODE CIRCUITS 74

- 3.1 The pn Junction Diode 75
 - 3.1.1 pn Junction Electrostatics 75
 - 3.1.2 Internal Diode Currents 79
- 3.2 The i-v Characteristics of the Diode 80
- 3.3 The Diode Equation: A Mathematical Model for the Diode 82
- 3.4 Diode Characteristics Under Reverse, Zero, and Forward Bias 85
 - 3.4.1 Reverse Bias 85
 - 3.4.2 Zero Bias 85
 - 3.4.3 Forward Bias 86
- 3.5 Diode Temperature Coefficient 89
- 3.6 Diodes Under Reverse Bias 89
 - 3.6.1 Saturation Current in Real Diodes 90

	3.6.2 3.6.3	Reverse Breakdown 91 Diode Model for the Breakdown Region 92		Summo	Light-Emitting Diodes (LEDs) 132 ary 133 rms 134
3.7	nn lund	ction Capacitance 92			nce 135
•	3.7.1	Reverse Bias 92		Additio	onal Reading 135
	3.7.2	Forward Bias 93			ms 135
3.8	Schottl	ky Barrier Diode 93			
3.9		SPICE Model and Layout 94	CHAP	TER 4	
3.10		Circuit Analysis 96			T TRANSISTORS 145
	3.10.1	Load-Line Analysis 96	LIELL)-EFFEC	.1 TRANSISTORS 145
	3.10.2	Analysis Using the Mathematical	4.1	Charac	teristics of the MOS Capacitor 146
		Model for the Diode 98		4.1.1	Accumulation Region 147
	3.10.3	The Ideal Diode Model 102		4.1.2	Depletion Region 148
	3.10.4	Constant Voltage Drop Model 104		4.1.3	Inversion Region 148
	3.10.5	Model Comparison and	4.2	The NA	MOS Transistor 148
		Discussion 105	14	4.2.1	Qualitative i-v Behavior of the
3.11	Multipl	e-Diode Circuits 106			NMOS Transistor 149
3.12	Analysi	is of Diodes Operating in the		4.2.2	Triode Region Characteristics of th
	Breakd	own Region 109			NMOS Transistor 150
	3.12.1	Load-Line Analysis 109		4.2.3	On Resistance 153
	3.12.2	Analysis with the Piecewise Linear		4.2.4	Saturation of the i-v
		Model 109			Characteristics 154
	3.12.3	Voltage Regulation 110		4.2.5	Mathematical Model in the
	3.12.4	Analysis Including Zener			Saturation (Pinch-Off) Region 155
		Resistance 111		4.2.6	Transconductance 157
	3.12.5	Line and Load Regulation 112		4.2.7	Channel-Length Modulation 157
3.13	Half-Wa	ave Rectifier Circuits 113		4.2.8	Transfer Characteristics and
	3.13.1	Half-Wave Rectifier with Resistor			Depletion-Mode MOSFETS 158
		Load 113		4.2.9	Body Effect or Substrate
	3.13.2	Rectifier Filter Capacitor 114			Sensitivity 159
	3.13.3	Half-Wave Rectifier with RC	4.3	PMOS 7	Transistors 161
		Load 115	4.4		T Circuit Symbols 163
	3.13.4	Ripple Voltage and Conduction	4.5	Capacit	tances in MOS Transistors 165
		Interval 116		4.5.1	NMOS Transistor Capacitances in
	3.13.5	Diode Current 118			the Triode Region 165
	3.13.6	Surge Current 120		4.5.2	Capacitances in the Saturation
	3.13.7	Peak-Inverse-Voltage (PIV)			Region 166
	and a large	Rating 120		4.5.3	Capacitances in Cutoff 166
	3.13.8	Diode Power Dissipation 120	4.6		T Modeling in SPICE 167
	3.13.9	Half-Wave Rectifier with Negative	4.7	MOS Tr	ansistor Scaling 169
		Output Voltage 121		4.7.1	Drain Current 169
3.14		ve Rectifier Circuits 123		4.7.2	Gate Capacitance 169
	3.14.1	Full-Wave Rectifier with Negative		4.7.3	Circuit and Power Densities 170
		Output Voltage 124		4.7.4	
3.15		ve Bridge Rectification 125		4.7.5	Cutoff Frequency 171
3.16		er Comparison and Design		4.7.6	High Field Limitations 171
	Tradeo			4.7.7	Subthreshold Conduction 172
3.17		ic Switching Behavior of the	4.8		ansistor Fabrication and Layout
	Diode			Design	Rules 172
3.18		Diodes, Solar Cells, and		4.8.1	Minimum Feature Size and
	_	mitting Diodes 130			Alignment Tolerance 173
	3.18.1	Photo Diodes and		4.8.2	MOS Transistor Layout 173
		Photodetectors 130	4.9		the NMOS Field-Effect
	3.18.2	Power Generation from Solar		Transis	tor 176

	4.9.1 4.9.2	Why Do We Need Bias? 176 Constant Gate-Source Voltage		5.7.4 5.7.5	Simplified Model for the Reverse-Active Region 240 Modeling Operation in the
	4.9.3	Bias 178 Load Line Analysis for the			Saturation Region 242
		Q-Point 181	5.8		al Behavior of the Bipolar
	4.9.4	Four-Resistor Biasing 182			tor 245
4.10	Biasing	the PMOS Field-Effect		5.8.1	Junction Breakdown Voltages 246
	Transist			5.8.2	Minority-Carrier Transport in the
4.11	The Jun	ction Field-Effect Transistor			Base Region 246
	(JFET) 1	90		5.8.3	Base Transit Time 247
	4.11.1	The JFET with Bias Applied 191		5.8.4	Diffusion Capacitance 249
	4.11.2	JFET Channel with Drain-Source		5.8.5	Frequency Dependence of the
		Bias 191			Common-Emitter Current
	4.11.3	n-Channel JFET i-v			Gain 250
		Characteristics 193		5.8.6	The Early Effect and Early
	4.11.4	The p-Channel JFET 195			Voltage 250
	4.11.5	Circuit Symbols and JFET Model		5.8.7	Modeling the Early Effect 251
		Summary 195		5.8.8	Origin of the Early Effect 251
	4.11.6	JFET Capacitances 196	5.9		onductance 252
4.12		deling in SPICE 197	5.10		Technology and SPICE Model 253
4.13	-	the JFET and Depletion-Mode		5.10.1	Qualitative Description 253
	MOSFET			5.10.2	SPICE Model Equations 254
	Summa	· ·		5.10.3	High-Performance Bipolar
	Key Ter		544	Dun atio	Transistors 255
		ces 203	5.11		al Bias Circuits for the BJT 256 Four-Resistor Bias Network 258
	Problen	ns 204		5.11.1	
				5.11.2	Design Objectives for the
CHAP	TER 5			E 11 0	Four-Resistor Bias Network 260
BIPOL	AR IUN	ICTION TRANSISTORS 217		5.11.3	Iterative Analysis of the Four-Resistor Bias Circuit 266
			5.12	Tolorar	nces in Bias Circuits 266
5.1		l Structure of the Bipolar	5.12	5.12.1	Worst-Case Analysis 267
	Transist			5.12.1	Monte Carlo Analysis 269
5.2		nsport Model for the <i>npn</i>			ary 272
	Transist				rms 274
	5.2.1	Forward Characteristics 220			nces 274
	5.2.2	Reverse Characteristics 222			ms 275
	5.2.3	The Complete Transport Model		1 100101	
		Equations for Arbitrary Bias Conditions 223	PAR	TTWO)
5.3	The ner	Transistor 225	DIGIT	TAI FI	ECTRONICS 285
5.4		ent Circuit Representations for the	5101		
5.4		ort Models 227	CHAP	TED 6	
5.5		Characteristics of the Bipolar			
5.5	Transist		INTRO	DDUCTIO	ON TO DIGITAL ELECTRONICS
	5.5.1	Output Characteristics 228	6.1	Ideal Lo	gic Gates 289
	5.5.2	Transfer Characteristics 229	6.2		vel Definitions and Noise
5.6		erating Regions of the Bipolar	0.2	Margins	
0.0	Transis	0 0		6.2.1	Logic Voltage Levels 291
5.7		ort Model Simplifications 231		6.2.2	Noise Margins 291
	5.7.1	Simplified Model for the Cutoff		6.2.3	Logic Gate Design Goals 292
	5.7.1	Region 231	6.3		Response of Logic Gates 293
	E 7.0	.=.	1.5.00	6.3.1	Rise Time and Fall Time 293
	5.7.2	Model Simplifications for the		6.3.2	Propagation Delay 294
	5.7.3	Forward-Active Region 233 Diodes in Bipolar Integrated		6.3.3	Power-Delay Product 294
	0.1.0	Diodes in Dipotal Integrated			

Circuits 239

6.4 Review of Boolean Algebra 295

6.5			CHAP	CHAPTER 7				
	6.5.1	NMOS Inverter with Resistive	COMPLEMENTARY MOS (CMOS) LOGIC					
		Load 298		SN 367				
	6.5.2	Design of the W/L Ratio of M_S 299	DESIG	311 007	*			
	6.5.3	Load Resistor Design 300	7.1	CMOS In	nverter Technology 368			
	6.5.4	Load-Line Visualization 300		7.1.1	CMOS Inverter Layout 370			
	6.5.5	On-Resistance of the Switching	7.2	Static Ch	haracteristics of the CMOS			
		Device 302		Inverter	370			
	6.5.6	Noise Margin Analysis 303		7.2.1	CMOS Voltage Transfer			
	6.5.7	Calculation of V_{IL} and V_{OH} 303			Characteristics 371			
	6.5.8	Calculation of V_{IH} and V_{OL} 304		7.2.2	Noise Margins for the CMOS			
	6.5.9	Load Resistor Problems 305			Inverter 373			
6.6		tor Alternatives to the Load	7.3	Dynamic	c Behavior of the CMOS Inverter 375			
	Resisto			7.3.1	Propagation Delay Estimate 375			
	6.6.1	The NMOS Saturated Load		7.3.2	Rise and Fall Times 377			
		Inverter 307		7.3.3	Performance Scaling 377			
	6.6.2	NMOS Inverter with a Linear Load		7.3.4	Delay of Cascaded Inverters 379			
		Device 315	7.4	Power D	Dissipation and Power Delay Product			
	6.6.3	NMOS Inverter with a		in CMOS	5 380			
		Depletion-Mode Load 316		7.4.1	Static Power Dissipation 380			
	6.6.4	Static Design of the Pseudo NMOS		7.4.2	Dynamic Power Dissipation 381			
		Inverter 319		7.4.3	Power-Delay Product 382			
6.7	NMOS	Inverter Summary and	7.5	CMOS N	IOR and NAND Gates 384			
	Compa	rison 323		7.5.1	CMOS NOR Gate 384			
6.8	NMOS	NAND and NOR Gates 324		7.5.2	CMOS NAND Gates 387			
	6.8.1	NOR Gates 325	7.6	Design o	of Complex Gates in CMOS 388			
	6.8.2	NAND Gates 326	7.7	Minimur	m Size Gate Design and			
	6.8.3	NOR and NAND Gate Layouts in		Perform	ance 393			
		NMOS Depletion-Mode	7.8	Dynamic	c Domino CMOS Logic 395			
		Technology 327	7.9		Buffers 397			
6.9	Comple	ex NMOS Logic Design 328		7.9.1	Cascade Buffer Delay Model 397			
6.10	Power	Dissipation 333		7.9.2	Optimum Number of Stages 398			
	6.10.1	Static Power Dissipation 333	7.10	The CMO	OS Transmission Gate 400			
	6.10.2	Dynamic Power Dissipation 334	7.11	CMOS L	atchup 401			
	6.10.3	Power Scaling in MOS Logic		Summai				
		Gates 335		Key Teri				
6.11	Dynam	ic Behavior of MOS Logic Gates 337		•	ces 406			
	6.11.1	Capacitances in Logic Circuits 337		Problem				
	6.11.2	Dynamic Response of the NMOS		riobich	15 400			
		Inverter with a Resistive Load 338	CHAR	TED O				
	6.11.3	Pseudo NMOS Inverter 343		TER 8				
	6.11.4	A Final Comparison of NMOS	MOS	MEMOR	RY AND STORAGE CIRCUITS 416			
		Inverter Delays 344	8.1	Random	n Access Memory 417			
	6.11.5	Scaling Based Upon Reference	0.1	8.1.1	Random Access Memory (RAM)			
		Circuit Simulation 346		0.1.1	Architecture 417			
	6.11.6	Ring Oscillator Measurement of		8.1.2	A 256-Mb Memory Chip 418			
		Intrinsic Gate Delay 346	8.2		Memory Cells 419			
	6.11.7	Unloaded Inverter Delay 347	0.2	8.2.1	Memory Cell Isolation and			
6.12		Logic 349		0.2.1	Access—The 6-T Cell 422			
	6.12.1	PMOS Inverters 349		8.2.2	The Read Operation 422			
	6.12.2	NOR and NAND Gates 352		8.2.3	Writing Data into the 6-T Cell 426			
		ary 352	8.3		c Memory Cells 428			
		rms 354	0.3	8.3.1	The One-Transistor Cell 430			
		nces 355		8.3.2	Data Storage in the 1-T Cell 430			
		onal Reading 355		8.3.3	Reading Data from the 1-T Cell 430			
		ms 355		8.3.4	The Four-Transistor Cell 433			
				0.0.4	THE TOUT TRUISISTOI CERT 400			

8.4	Sense	Amplifiers 434	9.8	ECL Pov	ver-Delay Characteristics 477
	8.4.1	A Sense Amplifier for the 6-T		9.8.1	Power Dissipation 477
		Cell 434		9.8.2	Gate Delay 479
	8.4.2	A Sense Amplifier for the 1-T		9.8.3	Power-Delay Product 480
		Cell 436	9.9	Current	Mode Logic 481
	8.4.3	The Boosted Wordline Circuit 438		9.9.1	CML Logic Gates 481
	8.4.4	Clocked CMOS Sense		9.9.2	CML Logic Levels 482
	*	Amplifiers 438		9.9.3	V _{EE} Supply Voltage 482
8.5	Addres	s Decoders 440		9.9.4	Higher-Level CML 483
	8.5.1	NOR Decoder 440		9.9.5	CML Power Reduction 484
	8.5.2	NAND Decoder 440		9.9.6	NMOS CML 485
	8.5.3	Decoders in Domino CMOS	9.10	The Sat	urating Bipolar Inverter 487
		Logic 443		9.10.1	Static Inverter Characteristics 488
	8.5.4	Pass-Transistor Column		9.10.2	Saturation Voltage of the Bipolar
		Decoder 443			Transistor 488
8.6	Read-C	Only Memory (ROM) 444		9.10.3	Load-Line Visualization 491
8.7		pps 447		9.10.4	Switching Characteristics of the
0.7	8.7.1	RS Flip-Flop 449		0.1011	Saturated BJT 491
	8.7.2	The D-Latch Using Transmission	9.11	A Trans	istor-Transistor Logic (TTL)
	0.7.2	Gates 450	3.11	Prototy	
	8.7.3	A Master-Slave D Flip-Flop 450		9.11.1	TTL Inverter for $V_L = V_L$ 494
		ary 451		9.11.2	TTL Inverter for $V_I = V_H$ 495
		rms 452		9.11.3	Power in the Prototype TTL
		nces 452		9.11.0	Gate 496
		ms 453		9.11.4	V_{IH} , V_{IL} , and Noise Margins for the
	FIUDIE	1113 403		9.11.4	TTL Prototype 496
CHAD	TEDO	4		9.11.5	Prototype Inverter Summary 498
	TER 9			9.11.6	Fanout Limitations of the TTL
BIPO	LAR LO	GIC CIRCUITS 460		9.11.0	Prototype 498
9.1	The Cu	rrent Switch (Emitter-Coupled	9.12	The Sta	andard 7400 Series TTL Inverter 500
0	Pair)			9.12.1	Analysis for $v_l = V_L$ 500
	9.1.1	Mathematical Model for Static		9.12.2	Analysis for $V_I = V_H$ 501
	0.1.1	Behavior of the Current Switch 462		9.12.3	Power Consumption 503
	010	Current Switch Analysis for		9.12.4	TTL Propagation Delay and
	9.1.2			3.12.4	Power-Delay Product 503
	010	$V_I > V_{REF}$ 463 Current Switch Analysis for		9.12.5	TTL Voltage Transfer Characteristic
	9.1.3			9.12.5	and Noise Margins 503
0.0	The Fu	$V_I < V_{REF}$ 464		9.12.6	Fanout Limitations of Standard
9.2		nitter-Coupled Logic (ECL) Gate 464		9.12.0	TTL 504
	9.2.1	ECL Gate with $V_I = V_H$ 465	9.13	Logic E	unctions in TTL 504
	9.2.2	ECL Gate with $v_l = V_L$ 466	9.13	9.13.1	Multi-Emitter Input Transistors 505
	9.2.3	Input Current of the ECL Gate 466		9.13.1	TTL NAND Gates 505
	9.2.4	ECL Summary 466			
9.3		Margin Analysis for the ECL Gate 467	0.14	9.13.3	Input Clamping Diodes 506
	9.3.1	V_{IL} , V_{OH} , V_{IH} , and V_{OL} 467	9.14		ky-Clamped TTL 506
	9.3.2	Noise Margins 468	9.15		rison of the Power-Delay Products of
9.4		t Source Implementation 469	0.40		d TTL 508
9.5		L OR-NOR Gate 471	9.16		S Logic 508
9.6		nitter Follower 473		9.16.1	BiCMOS Buffers 509
	9.6.1	Emitter Follower with a Load		9.16.2	BiNMOS Inverters 511
		Resistor 474		9.16.3	BiCMOS Logic Gates 513
9.7		er Dotting" or "Wired-OR" Logic 476			ary 513
	9.7.1	Parallel Connection of			rms 515
		Emitter-Follower Outputs 477			nces 515
	9.7.2	The Wired-OR Logic Function 477		Additio	nal Reading 515

Problems 516

PARTTHREE

ANALOG ELECTRONICS 527

CHAPTER 10

ANALOG SYSTEMS AND IDEAL OPERATIONAL AMPLIFIERS, 529

HIVIPL	ILIEKS	529
10.1	An Exan	nple of an Analog Electronic
	System	
10.2		ation 531
		Voltage Gain 532
	10.2.2	Current Gain 533
	10.2.3	Power Gain 533
	10.2.4	The Decibel Scale 534
10.3	Two-Po	rt Models for Amplifiers 537
	10.3.1	The g-parameters 537
10.4	Mismate	ched Source and Load
		nces 541
10.5	Introduc	ction to Operational Amplifiers 544
	10.5.1	
	10.5.2	Differential Amplifier Voltage
		Transfer Characteristic 545
	10.5.3	Voltage Gain 545
10.6	Distortio	on in Amplifiers 548
10.7		tial Amplifier Model 549
10.8		fferential and Operational
	Amplifie	
	10.8.1	Assumptions for Ideal Operational
		Amplifier Analysis 551
10.9	Analysis	of Circuits Containing Ideal
		onal Amplifiers 552
	10.9.1	The Inverting Amplifier 553
	10.9.2	The Transresistance Amplifier—A
		Current-to-Voltage Converter 556
	10.9.3	The Noninverting Amplifier 558
	10.9.4	The Unity-Gain Buffer, or Voltage
		Follower 561
	10.9.5	The Summing Amplifier 563
	10.9.6	The Difference Amplifier 565
10.10		cy-Dependent Feedback 568
	10.10.1	Bode Plots 568
	10.10.2	The Low-Pass Amplifier 568
	10.10.3	The High-Pass Amplifier 572
	10.10.4	Band-Pass Amplifiers 575
	10.10.5	An Active Low-Pass Filter 578
	10.10.6	An Active High-Pass Filter 581
	10.10.7	The Integrator 582
	10.10.8	The Differentiator 586
	Summa	
	Key Teri	ms 588
	Referen	ces 588

Additional Reading 589

Problems 589

CHAPTER 11

NONIDEAL OPERATIONAL AMPLIFIERS AND FEEDBACK AMPLIFIER STABILITY 600

11.1		Feedback Systems 601			
	11.1.1	Closed-Loop Gain Analysis 602			
	11.1.2	Gain Error 602			
11.2		is of Circuits Containing Nonideal			
		ional Amplifiers 603			
	11.2.1	Finite Open-Loop Gain 603			
	11.2.2	Nonzero Output Resistance 606			
	11.2.3	Finite Input Resistance 610			
	11.2.4	Summary of Nonideal Inverting and			
		Noninverting Amplifiers 614			
11.3	Series	and Shunt Feedback Circuits 615			
	11.3.1	Feedback Amplifier Categories 615			
	11.3.2	Voltage Amplifiers — Series-Shunt			
		Feedback 616			
	11.3.3	Transimpedance			
		Amplifiers—Shunt-Shunt			
		Feedback 616			
	11.3.4	Current Amplifiers — Shunt-Series			
		Feedback 616			
	11.3.5	Transconductance			
		Amplifiers—Series-Series			
		Feedback 616			
11.4	Unified Approach to Feedback Amplifier Gain				
	Calcula	tion 616			
	11.4.1	Closed-Loop Gain Analysis 617			
	11.4.2	Resistance Calculation Using			
		Blackman'S Theorem 617			
11.5	Series-	Shunt Feedback–Voltage			
		ers 617			
	11.5.1	Closed-Loop Gain Calculation 618			
	11.5.2	Input Resistance Calculation 618			
	11.5.3	Output Resistance			
		Calculation 619			
	11.5.4	Series-Shunt Feedback Amplifier			
		Summary 620			
11.6		Shunt Feedback—Transresistance			
	Amplific				
	11.6.1	Closed-Loop Gain Calculation 625			
	11.6.2	Input Resistance Calculation 625			
	11.6.3	Output Resistance Calculation 625			
	11.6.4	Shunt-Shunt Feedback Amplifier			
		Summary 626			
11.7		Series Feedback—Transconductance			
	Amplific				
	11.7.1	Closed-Loop Gain Calculation 630			
	11.7.2	Input Resistance Calculation 630			
	11.7.3	Output Resistance Calculation 631			
	11.7.4	Series-Series Feedback Amplifier			
		Summary 631			

11.8		Series Feedback—Current		11.14.4	Step Response and Phase Margin 674		
	Amplific			11 1/15	Third-Order Systems and Gain		
	11.8.1	Closed-Loop Gain Calculation 634		11.14.5	Margin 677		
	11.8.2	Input Resistance Calculation 635		11 1/16	Determining Stability from the		
	11.8.3			11.14.0	Bode Plot 678		
	11.8.4			Summa			
44.0	Et alta a	Summary 635		Key Ter			
11.9		the Loop Gain Using Successive			ces 684		
		and Current Injection 638		Problen			
11 10	11.9.1	Simplifications 641		rioblen	13 000		
11.10	Feedba	on Reduction Through the Use of	CHAPTER 12				
11.11		r Sources and Output Range					
11.11		ons 642	OPER	RATIONA	AL AMPLIFIER APPLICATIONS 697		
		Input-Offset Voltage 643	12.1	Cascaded Amplifiers 698			
		Offset-Voltage Adjustment 644	12.1	12.1.1	Two-Port Representations 698		
		Input-Bias and Offset		12.1.2	Amplifier Terminology Review 700		
	11.11.5	Currents 645		12.1.3	Frequency Response of Cascaded		
	11 11 /	Output Voltage and Current		12.1.0	Amplifiers 703		
	11.11.7	Limits 647	12.2	The Inst	rumentation Amplifier 711		
11.12	Commo	n-Mode Rejection and Input	12.3		ilters 714		
		nce 650	12.0	12.3.1	Low-Pass Filter 714		
		Finite Common-Mode Rejection		12.3.2	A High-Pass Filter with Gain 718		
		Ratio 650		12.3.3	Band-Pass Filter 720		
	11.12.2	Why Is CMRR Important? 651		12.3.4	The Tow-Thomas Biquad 722		
		Voltage-Follower Gain Error Due to		12.3.5	Sensitivity 726		
		CMRR 654		12.3.6	Magnitude and Frequency		
	11.12.4	Common-Mode Input			Scaling 727		
		Resistance 656	12.4	Switche	d-Capacitor Circuits 728		
	11.12.5	An Alternate Interpretation of	,,,,,,,,,	12.4.1	A Switched-Capacitor		
		CMRR 657			Integrator 728		
	11.12.6	Power Supply Rejection Ratio 657		12.4.2	Noninverting SC Integrator 730		
11.13	Frequen	cy Response and Bandwidth of		12.4.3	Switched-Capacitor Filters 732		
	Operation	onal Amplifiers 659	12.5	Digital-t	o-Analog Conversion 733		
	11.13.1	Frequency Response of the		12.5.1	D/A Converter Fundamentals 733		
		Noninverting Amplifier 661		12.5.2	D/A Converter Errors 734		
	11.13.2	Inverting Amplifier Frequency		12.5.3	Digital-to-Analog Converter		
		Response 664			Circuits 737		
	11.13.3	Using Feedback to Control	12.6		to-Digital Conversion 740		
		Frequency Response 666		12.6.1	A/D Converter Fundamentals 741		
	11.13.4	Large-Signal Limitations — Slew		12.6.2	Analog-to-Digital Converter		
		Rate and Full-Power			Errors 742		
		Bandwidth 668		12.6.3	Basic A/D Conversion		
	11.13.5	Macro Model for Operational			Techniques 743		
		Amplifier Frequency Response 669	12.7	Oscillato			
	11.13.6	Complete Op Amp Macro Models in		12.7.1	The Barkhausen Criteria for		
	AND DESCRIPTIONS	SPICE 670			Oscillation 754		
	11.13.7	Examples of Commercial		12.7.2	Oscillators Employing		
		General-Purpose Operational			Frequency-Selective RC		
	C. I	Amplifiers 670		12121	Networks 755		
11.14		of Feedback Amplifiers 671	12.8		ar Circuit Applications 760		
		The Nyquist Plot 671		12.8.1	A Precision Half-Wave Rectifier 760		
		First-Order Systems 672		12.8.2	Nonsaturating Precision-Rectifier		
	11.14.3	Second-Order Systems and Phase			Circuit 761		
		Margin 673					

11.14.4 Step Response and Phase