


国家科学技术学术著作出版基金资助出版


Modeling and Simulation for Microelectronic Packaging Assembly

Manufacturing, Reliability and Testing

微电子封装组件的建模和仿真

·制造、可靠性与测试





Sheng Liu | Yong Liu

刘胜|刘勇

Companion Website







国家科学技术学术著作出版基金资助出版

Modeling and Simulation for Microelectronic Packaging Assembly

Manufacturing, Reliability and Testing

微电子封装组件的建模和仿真

——制造、可靠性与测试

Sheng Liu | Yong Liu 刘胜 | 刘勇 随着电子封装的发展,电子封装已从传统的四个主要功能(电源系统、信号分布及传递、散热及机械保护)扩展为六个功能,即增加了 DFX 及系统测试两个新的功能。其中 DFX 是为 "X"而设计,X 包括:可制造性、可靠性、可维护性、成本,甚至六两格玛。DFX 有望在产品设计阶段实现工艺窗口的确定、可靠性评估和测试结构及参数的设计等功能,真正做到"第一次就能成功",从而将计算机辅助工程(CAE)变为计算机主导工程(CE),以大大加速产品的上市速度。本书是全面介绍 DFX 在封装中应用的图书。作为封装工艺过程和快速可靠性评估及测试建模仿真的第一本专著,书中包含两位作者在工业界二十多年的丰富经验,以及在 MEMS、IC 和 LED 封装部分成功的实例,希望能给国内同行起到抛砖引玉的作用。同时,读者将会从书中的先进工程设计和微电子产品的并行工程和协同设计方法中受益。

本书主要读者对象为学习 DFX (制造工艺设计、测试设计、可靠性设计等)的研究人员、工程师和学生等。

图书在版编目(CIP)数据

微电子封装组件的建模和仿真:制造、可靠性与测试/刘胜、刘勇著. 北京:化学工业出版社,2012.01

ISBN 978-7-122-12372-5

Ⅰ. ①微… Ⅱ. ①刘… ②刘… Ⅲ. ①微电子技术—封装工艺—系统建模②微电子技术—封装工艺—系统仿真 Ⅳ. ①TN405.94

中国版本图书馆 CIP 数据核字(2011)第 195441 号

本书由化学工业出版社与美国 John Wiley & Sons 出版公司合作出版。版权由化学工业出版社所有。本版本仅供中国内地销售,不可销往香港、澳门和台湾。

责任编辑: 吴 刚

封面设计: 史利平 J&R 出版服务有限公司

出版发行: 化学工业出版社(北京市东城区青年湖南街 13号 邮政编码 100011)

印 装: Markono Print Media Pte Ltd

168 mm×244 mm

印张 36.75 字数 1436 千字

2012 年 1 月北京第 1 版第 1 次印刷

购书咨询: 010-64518888 (传真: 010-64519686) 售后服务: 010-64518899

网 址: http://www.cip.com.cn

凡购买本书, 如有缺损质量问题, 本社销售中心负责调换。

定 价: 298.00 元

版权所有 违者必究

Printed in Singapore

Foreword

By C. P. Wong

Modeling and simulation of microelectronic packaging and assembly is a multi-disciplinary activity that relies on the expertise of sequence dependant complex processes, almost all the material types, and detailed process windows; a very challenging task for both academic people and practicing engineers. Modeling and simulation has been classified in the ITRS Roadmap in the past years as being one of the cross cutting technologies that must be mastered to enable rapid progress in this first industry. The importance of modeling and simulation has been witnessed by the increasing number of design engineers in each corporation from 20% in the early 1980s to 80% in the late 2000s in terms of recruited engineers, as it is essential to design and make the product the first time right.

The most popular methodology of design and manufacturing is called Design for X (DFX, here X refers to manufacturing, assembly, testing, reliability, maintenance, environment, and even cost), which has been widely adopted by those multinational and small high tech start-up companies. The design methodology is being adjusted to meet the requirements of a full-life cycle, the so called "concept/cradle-to-grave" product responsibility, coined by Dr. Walter L. Winterbottom of Ford Science Lab.

A packaging module and related application systems, like any other electronic systems, involve a lot of manufacturing processes from film deposition, etching, chip to wafer and wafer to wafer bonding, dicing/ sigulation, and extensive reliability testing for extended-life goals of many critical products such as those used for automobile electronics, avionics, portable electronics, and so on. The defects in terms of voids, cracks, delaminations, and microstructure changes, can be induced in any step and may interact and grow in subsequent steps, imposing extreme demands on the fundamental understanding of stressing and physics of failures. Currently, the testing programs have been extensive to assure reliability during product development. An iterative, build-test-fix-later process has long been used in new product development, significant concerns are being addressed as cost effective and fast time-to-market needs may not be achievable with such an approach. In the sense of high reliability, system hardware design and manufacturing and testing are costly and time consuming, and severely limit the number of design choices within the short time frame, and do not allow enough time to explore the optimal design. With the current situation of three to six months for each generation of IC chip, it is challenging to achieve truly optimal and innovative products with so many constraints in design. Design procedure must be modified and DFX must be used so as to achieve prevention with integrated consideration of manufacturing processes, testing, and operation.

Although there is still a long way to go to enable virtual manufacturing, virtual reliability and virtual testing due to the many difficulties involved, pioneering efforts have been made since the early 1990s by outstanding professionals to shorten the gap significantly, and Professor Sheng Liu and Dr. Yong Liu are two of those brave individuals. Professor Sheng Liu and Dr. Yong Liu have been promoting the new design method in the past years to help assist engineers in material selection, manufacturing yield enhancement, appropriate rapid reliability assessment, and testing when the packaging module and system are subjected to uncertainties of material selection, process windows, and various service loadings. All these issues must be addressed prior to hardware build-up and test.

xiv Foreword

A lot of processes were first time modeled and simulated by the two authors, addressing the critical importance of modeling in manufacturing, reliability, and testing. Many books about packaging have been written. Some books have been written in which mechanics has been applied to reliability issues only. This is the first book focusing on the many detailed processes in front end, back end, even probing, wire bonding, bonding, and so on. It is the first book to cover the broad aspects from manufacturing to reliability, and to testing, with many examples of their pioneering efforts. The authors describe their contributions in detail and provide guidance to those in the field and present a design approach that must ultimately replace the build-test-fix-later process if the efficiencies and potential cost benefits of the microelectronic packaging systems are to be fully realized.

CP.W-8

C.P. Wong
IEEE Fellow
Member of Academy of Engineering of the USA
Former Bell Labs Fellow
Regents' Professor, Georgia Institute of Technology, Atlanta, GA 30332

Foreword

By Zhigang Suo

The dramatic rise of the semiconductor industry is fundamentally changing our lives. Memory devices store all human experience, or at least the part that can be digitized. Solid-state lighting saves energy. Biochips detect cancers early and at low cost. Our brains are being scanned to unravel the molecular basis of happiness and despair. The world has become a giant computer, connecting people to people, and to a multitude of devices that extend our senses. The distinction between the computer and the human may one day become a matter of choice.

The exciting future aside, the semiconductor industry is facing major challenges. As the features on chips shrink, approaching the nanoscale, the cost for chip-making equipment has been increasing. Diverse functions are being packaged, as represented by cell phones, power electronics, MEMS, solar cells, and deformable electronics. Complex manufacturing processes inevitably generate defects, which may lower the yield or result in low returns. For an industry particularly sensitive to cost and time-to-market, it has become increasingly difficult to create technologies and design products by using the trial-and-error approach.

Simulation based on mechanics has long been important for the aerospace and automobile industries, and is becoming more and more important in the semiconductor industry. The strong industrial needs have attracted many researchers to develop methods to simulate manufacturing processes and testing methods. While the dream of virtual manufacturing and virtual testing may not fully come true in the near future, simulation has already begun to reduce the amount of trial-and-error manufacturing and uncontrolled testing. The sustained effort will make the technology greener.

The authors of this book, Professor Sheng Liu and Dr. Yong Liu, are outstanding researchers and engineers. Since early 1990s, they have been intimately involved in pioneering efforts in simulating almost all the major manufacturing processes, ranging from plastic packaging to nano welding. They have devoted their careers to building material databases, developing constitutive models, finding ways to validate the models, constantly refining them, and using the models to solve practical problems. They have applied mechanics to various industry sectors, including commercial electronics, automobile electronics, powering electronics, CPUs, micro sensors, and solid-state lighting. Their experience is distilled in this book. The book is an important addition to mechanics and microelectronics, as well as to other industries that involve sophisticated manufacturing processes and testing methods.

Zhigang Suo, PhD

Allen E. and Marilyn M. Puckett Professor of Mechanics and Materials
School of Engineering and Applied Sciences, Kavli Institute for Bionano Science and Technology
Member of the U.S. National Academy of Engineering

ASME Fellow Harvard University

Cambridge, Massachusetts 02138, USA

Preface

Over the past two decades semiconductor technology has made impressive progress, particularly in electronics, opto electronics, communications, health, automotive applications, computing, consumer electronics, security, and industrial electronics. These progresses are powered by Moore's law which is focusing on IC miniaturization down to nano dimensions and system on chip (SoC) integration. However, there are technologies based on or derived from silicon technologies but which do not simply scale with Moore's law such as the RF, power electronics, sensors, MEMS, opto/lighting and other systems in package; these technologies are called "More than Moore". Along with the technology development trends characterized by Moore's law and "More than Moore", the business trends are mainly characterized by cost reduction, shortertime-to-market, and outsourcing. The combination of these technology and business trends leads to increased design complexity, decreased design margins, increased chances and consequences of failure in reliability, decreased product development in R&D, and difficulties in assembly manufacture and qualification times. Especially in the assembly manufacturing process, quality and reliability are key technologies to ensure a successful product. In addition to the forward looking trends of technology it is important to recognize that the methods for concurrent engineering of these solutions (both the semiconductor content and high performance package capability) are becoming increasingly dependent on rigorous use of proven multi-physics/finite element analysis (FEA) tools and techniques for both new product development and its assembly processes. The correct use of the modeling tool can definitely save design time and shorten the design cycle. The challenges are along with the development of new package technology; can the modeling tools and methodologies be ready to support the new trends? Examples are various designs, reliability and assembly manufacture modeling which include electro migration simulation; diffusion along the interface of two metal materials; contamination at the interface between leadframe, multiple chips and EMC; thermal resistance definition in system in package (SiP); 3D copper stud bumping, wire bonding simulation, and so on.

Most challenges in modeling for electronic packaging today are the fundamental multiple-physics simulation which couples the electrical, thermal, and mechanical fields for various assembly manufacturing processes and for various reliability tests. Development of a highly efficient modeling algorithm for such a SiP system is critical for the virtual prototyping of the new product. In some cases, the SiP might have strong thermal mechanical performance but is weak in the electrical area, or the SiP has very good electrical performance but is weak in thermal-mechanical design. Therefore, it is necessary to establish the best solution using the modeling design of experiment (DoE) while the actual tests or actual assembly manufacturing will cost more and take much longer.

In industry, we all understand the importance of assembly manufacturing, reliability, and testing, because a lot of packaging failures are related to the assembly process. Examples include the wire bonding process, which would induce silicon cratering, bond pad peel off, and interlayer dielectric (ILD) layer under bond pad cracking; die attaching process for multiple die; the order of the die attaching process will have a big impact on the residual stress after the die bonding. When thin die (today the thinnest die thickness would be below 20 microns) is picked up from the tape, the pick-up process could crack the silicon. The molding process is also a key process which could induce later failure, such as delamination due to the voids tracked in the interface between the leadframe and encapsulate molding compound (EMC). Leadframe forming, punch/simulation, and trim may result in the die and package cracking as well. A lot of initial tiny defects are induced in first assembly manufacture process; later in the further

assembly process and reliability test, they become potential product quality and reliability concerns. An example is wafer sorting, which will induce the cratering/marks on the bond pad. When the wire bonding process is applied to the cratered/marked bond pad, it will definitely impact the adhesion strength at the interface between the wire bond and the bond pad. Product line engineers are always interested in knowing wire bonding versus wafer probing; which makes things worse? The study of assembly manufacture processes through modeling and simulation started from the beginning of the IC packaging, and today the need for modeling and simulation in this area has increased much more. However, at the present time, there is no book that has systematically described the modeling methodologies for assembly manufacturing, reliability, and testing, as well as discussing the above challenges and giving the readers some unresolved space for further exploring. This is our goal in writing this book; to share our modeling experiences and systematically introduce our modeling methodologies for electronic packaging assembly manufacturing, reliability and testing.

This book is primarily concerned with studies of electronic packaging in assembly manufacture processes and failure mechanisms in assembly manufacture processes and tests through modeling and simulation. However, the fundamental studies regarding the advanced modeling methodologies including molecular dynamics, state of the art simulation algorithms, material constitutive relations, material behavior testing, and various semiconductor reliability tests are also discussed and presented in the book. Various package layouts including the 3D/TSV/Stacking/SiP, carbon nano-tube and interconnects technology, opto packaging, and MEMS are discussed and presented in the book as well. A lot of case studies provide the most advanced research progress and the topics that industry is interested in. The basic framework of this book is arranged in four parts, the first part (Part I) includes eight chapters that introduce the fundamental mechanics concepts, material constitutive models, basic modeling methodologies such as finite element, and the concurrent engineering background for microelectronics. This part is to provide readers with the background knowledge for modeling and simulation, mechanics, material, and the engineering. The next part (Part II) is concerned with the modeling in microelectronic packaging and the assembly manufacturing process which includes five chapters. Major topics include the electronic packaging front of line (which involves key processes such as wafer sorting, die picking up, die attach process, wire bonding); end of line (which includes molding, leadframe clamping, forming, and singulation); Opto packaging assembly; MEMS packaging assembly; system in packaging stack/3D assembly and the Nano interconnects and packaging assembly. Part III describes the modeling in reliability and testing which includes the wafer probing test and typical package reliability tests such as the temperature cycle test, power cycle test, drop test, electro-migration test, precondition test with reflow which includes moisture sensitivity test, vapor pressure at reflow with the popcorning failure mechanisms. The advanced simulation algorithm will be presented especially in the wafer level CSP solder joint reliability in drop test, temperature cycling, and the mass migration induced failure which includes electro migration, thermal migration, stress migration, and the atomic density gradient induced migration. The final part will introduce the modern modeling and simulation methodologies which include the classical molecular dynamics, advanced molecular dynamics, and coupling with continuum modeling methods. This part will disclose how the modern modeling and simulation methodologies will impact the assembly manufacturing, reliability and the testing for today and future advanced package development. An appendix is available on the book companion web site for those who like to know more detail about finite element.

> Sheng Liu, PhD, ASME Fellow, IEEE Senior Member ChangJiang Scholar Professor School of Mechanical Science and Engineering and Wuhan National Laboratory for Optoelectronics Huazhong University of Science and Technology Wuhan, Hubei, China

> > Yong Liu, PhD, IEEE Senior Member Fairchild Senior Member of Tech Staff Fairchild Semiconductors Corporation South Portland, USA

Acknowledgments

Development and preparation of *Modeling and Simulation for Microelectronic Packaging Assembly: Manufacturing, Reliability and Testing* was facilitated by a number of dedicated people at John Wiley & Sons, Chemical Industry Press, and Huazhong University of Science and Technology. We would like to thank all of them, with special mentions for Gang Wu of Chemical Industry Press, James W. Murphy of John Wiley & Sons, and Bin Song, the research assistant of the first author, at Huazhong University of Science and Technology. Without them, our dream of this book would not have come true, as they have worked so hard on the preparation of the book. It has been a great pleasure and fruitful experience to work with them in transferring our manuscript into a very attractive printed book.

The materials in this book have clearly been derived mainly from previous papers and research notes by the two authors and some works of their friends which are mainly from both the research community and industry, such as Dr. Gary Li of Freescale, Dr. Yifan Guo of Skyworks, and Professor Zhigang Suo from Harvard University. It would be quite impossible for us to express our appreciation to everyone concerned for their collaboration in the production of this book, but we would like to extend our gratitude. In particular, we would like to thank several professional societies in which we have previously published some of our materials included in this book. They are the American Society of American Engineers (ASME) and the Institute of Electrical and Electronic Engineers (IEEE) for their conferences, proceedings, and journals, including ASME Transactions on Journal of Electronic Packaging, IEEE Transactions on Advanced Packaging, IEEE Transactions on Components and Packaging Technology and IEEE Transactions on Electronics Packaging Manufacturing. Many important conferences such as the Electronic Components and Technology Conference (ECTC), and International Conference on Electronic Packaging Technology and High Density Packaging (ICEPT-HDP), EuroSime are also appreciated for the reproduction of some of their publication materials.

We would like to acknowledge those colleagues who helped review some chapters and manuscript. They are Dr. YiHsin Pao of Foxcom, Professor Biao Wang of SunYiSan University, Professor Kikuo Kishimoto at Tokyo Institute of Technology, and Professor Ricky Lee at Hong Kong University of Science and Technology. We would like to thank them for many suggestions and comments which added a lot to this book. Their depth of knowledge and their dedication have been demonstrated throughout the process of reviewing this book and its chapters.

We would like to thank Huazhong University of Science and Technology (HUST), Wuhan National Laboratory for Optoelectronics, the School of Mechanical Science and Engineering, and Fairchild Semiconductor Corporation for providing us with excellent working environment to make this book possible. We also appreciate those places where we have previously studied and worked, such as Stanford University, Florida Institute of Technology, and Wayne State University, where we conducted quite a significant part of our research results in the book. We would like to express our appreciation to those who have worked in microelectronic packaging and assembly for many years, such as those SRC mentors in the first author's research. The first author felt honored to have worked with Dr. William Chen and Dr. T. Y. Wu at ASE (formerly at IBM), Dr. YiFan Guo at Skyworks (formerly at IBM and Freescale), Dr. J. Benson at Harris, Dr. T.D. Dudderar at Bell Labs, Dr. L. Li at Cisco (formerly at IBM), Dr. M.J. Lii at Intel, Dr. Z. Mei at HP, Dr. S. Sidharth at AMD, Dr. L. Stark at TI, and Dr. J. Xie at Cisco (formerly at Motorola), Dr. S. Wu at Motorola, and Dr. Luu T. Nguyen at National. We would also like to thank several outstanding scholars and leaders who once worked or who are still working at HUST, who have been providing us with

About the Authors



Sheng Liu is a Changjiang scholar Professor of Mechanical Engineering at Huazhong University of Science and Technology and he has a dual appointment at Wuhan National Laboratory for Optoelectronics. He was once a tenured faculty at Wayne State University. He has over 18 years experience in LED/MEMS/IC packaging. He has extensive experience in consulting with many leading multinational and Chinese companies. He won the prestigious White House/NSF Presidential Faculty Fellow Award in 1995, the ASME Young Engineer Award in 1996, the NSFC Overseas Young Scientist Award in 1999 in China, the IEEE CPMT Exceptional Technical Achievement Award in 2009, and the Chinese Electronic Manufacturing and Packaging Technology Society Special Achievement Award in 2009. He has been an associate editor of *IEEE Transactions on Electronic Packaging Manufacturing*

since 1999 and an associate editor of *Frontiers of Optoelectronics in China* since 2007. Since 2006, he has been one of the 11 National Committee Members in LED at the Ministry of Science and Technology of China. He obtained his PhD from Stanford University in 1992, his MS and BS degrees from Nanjing University of Aeronautics and Astronautics in 1986 and 1983 respectively. He was an aircraft designer at the Chengdu Aircraft Company for two years. He is also currently an ASME Fellow. He has filed and owned more than 140 patents in China and in the USA, has published more than 500 technical articles, given more than 100 keynotes and invited talks, and edited more than nine proceedings in English for the ASME and IEEE.



Yong Liu has been with Fairchild Semiconductor Corporation in South Portland, Maine since 2001; as a Senior Member of the Technical Staff from 2008, a Member of the Technical Staff from 2004–2007, and a Principal Engineer from 2001–2004. He is now a Fairchild global team leader of electrical, thermal-mechanical modeling and analysis. His main area of interest is advanced IC packaging, modeling and simulation, reliability and assembly process. In the last few years he and his team have been working on advanced IC package modeling and simulation, which includes pioneering work on the assembly manufacture process, the electromigration induced failures for chip scale wafer level packages, and co-design automation. He has been invited to give keynotes talks and presentations at international conferences such as

Eurosime, ICEPT-HDP, and EPTC and at universities in the USA, Europe, and China. He has co-authored over 140 papers in journals and conferences and has filed over 40 USA patents in the area of 3D/Stack/TSV IC packaging and power devices. Dr. Liu obtained his BS, Masters, and PhD degrees at the Nanjing University of Science and Technology in 1983, 1987, and 1990 respectively. He was once promoted, in a ground-breaking way, as a full professor at Zhejiang University of Technology in 1994. Dr. Liu was awarded an Alexander von Humboldt Fellowship and studied as a Humboldt fellow at Tech University of Braunschweig, Germany in 1995. In 1997, he was awarded an Alexander von Humboldt European Fellowship and studied as a Humboldt European fellow at the University of Cambridge, England. In 1998, he worked as a post-doctor at Semiconductor Focus Center and Computational Mechanics Center,

Rensselaer Polytechnic Institute (RPI). In 2000, he worked as a staff opto package engineer at Nortel Networks in Boston. Since he joined Fairchild in 2001, he was awarded the first Fairchild President Award in 2008, the Fairchild Key Technologist in 2006 and 2009, the Fairchild BIQ award in product innovation in 2005, and the Fairchild award for Power of the Pen first place in 2004. Yong Liu is currently an IEEE Senior member and has been actively involved in technical committees of the IEEE ECTC, EuroSime, ESREF, ESTC, EPTC, and ICEPT.

Contents

Foreword by C. P. Wong Foreword by Zhigang Suo Preface Acknowledgments About the Authors		xiii
		xv
		xvii
		xix
		xxi
Part I Mec	hanics and Modeling	1
1 Constitu	tive Models and Finite Element Method	3
1.1 Co	nstitutive Models for Typical Materials	3
1.	1.1 Linear Elasticity	3 3
1.	1.2 Elastic-Visco-Plasticity	5
1.2 Fir	nite Element Method	9
1.	2.1 Basic Finite Element Equations	9
	2.2 Nonlinear Solution Methods	12
1.	2.3 Advanced Modeling Techniques in Finite	
	Element Analysis	14
1.	2.4 Finite Element Applications in Semiconductor	
	Packaging Modeling	17
1.3 Ch	apter Summary	18
Referenc	es	19
2 Material	and Structural Testing for Small Samples	21
2.1 Ma	nterial Testing for Solder Joints	21
2	1.1 Specimens	21
2.	1.2 A Thermo-Mechanical Fatigue Tester	23
2.	1.3 Tensile Test	24
2.	1.4 Creep Test	26
	1.5 Fatigue Test	31
2.2 Sc:	ale Effect of Packaging Materials	32
2	2.1 Specimens	33
2	2.2 Experimental Results and Discussions	34
	2.3 Thin Film Scale Dependence for Polymer Thin Films	39
2.3 Tw	o-Ball Joint Specimen Fatigue Testing	41
	apter Summary	41
Referenc	es	43

<u>vi</u> Contents

3		titutive and User-Supplied Subroutines for Solders	
		idering Damage Evolution	45
	3.1	Constitutive Model for Tin-Lead Solder Joint	45
		3.1.1 Model Formulation	45
		3.1.2 Determination of Material Constants	47
		3.1.3 Model Prediction	49
	3.2	Visco-Elastic-Plastic Properties and Constitutive Modeling of Underfills	50
		3.2.1 Constitutive Modeling of Underfills	50
		3.2.2 Identification of Material Constants	55
		3.2.3 Model Verification and Prediction	55
	3.3	A Damage Coupling Framework of Unified Viscoplasticity	
		for the Fatigue of Solder Alloys	56
		3.3.1 Damage Coupling Thermodynamic Framework	56
		3.3.2 Large Deformation Formulation	62
		3.3.3 Identification of the Material Parameters	63
		3.3.4 Creep Damage	66
	3.4	User-Supplied Subroutines for Solders Considering	
		Damage Evolution	67
		3.4.1 Return-Mapping Algorithm and FEA Implementation	67
		3.4.2 Advanced Features of the Implementation	69
		3.4.3 Applications of the Methodology	71
		Chapter Summary	76
	Refei	rences	76
4	Accel	lerated Fatigue Life Assessment Approaches for Solders	
		ckages	79
		Life Prediction Methodology	79
		4.1.1 Strain-Based Approach	80
		4.1.2 Energy-Based Approach	82
		4.1.3 Fracture Mechanics-Based Approach	82
	4.2	Accelerated Testing Methodology	82
		4.2.1 Failure Modes via Accelerated Testing Bounds	83
		4.2.2 Isothermal Fatigue via Thermal Fatigue	83
	4.3	Constitutive Modeling Methodology	83
		4.3.1 Separated Modeling via Unified Modeling	83
		4.3.2 Viscoplasticity with Damage Evolution	84
	4.4	Solder Joint Reliability via FEA	84
		4.4.1 Life Prediction of Ford Joint Specimen	84
		4.4.2 Accelerated Testing: Insights from Life Prediction	87
		4.4.3 Fatigue Life Prediction of a PQFP Package	91
	4.5	Life Prediction of Flip-Chip Packages	93
		4.5.1 Fatigue Life Prediction with and without Underfill	93
		4.5.2 Life Prediction of Flip-Chips without Underfill via Unified and Separated	7.5
		Constitutive Modeling	95
		4.5.3 Life Prediction of Flip-Chips under Accelerated Testing	96
	4.6	Chapter Summary	99
		ences	99
5	Multi	-Physics and Multi-Scale Modeling	102
٥		Multi-Physics Modeling	103 103
		5.1.1 Direct-Coupled Analysis	103
		5.1.2 Sequential Coupling	103
	5.2	Multi-Scale Modeling	104
		Chapter Summary	100
	Refer		108

Contents

6	Mode	eling Validation Tools	109
		Structural Mechanics Analysis	109
	6.2	Requirements of Experimental Methods for Structural	
		Mechanics Analysis	111
		Whole Field Optical Techniques	112
	6.4	Thermal Strains Measurements Using Moiré Interferometry	113
		6.4.1 Thermal Strains in a Plastic Ball Grid Array	
		(PBGA) Interconnection	113
		6.4.2 Real-Time Thermal Deformation Measurements	1.1.4
		Using Moiré Interferometry	116
	6.5	In-Situ Measurements on Micro-Machined Sensors 6.5.1 Micro-Machined Membrane Structure	116
		in a Chemical Sensor	1.14
		6.5.2 In-Situ Measurement Using Twyman–Green	116
		Interferometry	118
		6.5.3 Membrane Deformations due to Power Cycles	118
	6.6	Real-Time Measurements Using Speckle Interferometry	119
		Image Processing and Computer Aided Optical Techniques	120
	0.,	6.7.1 Image Processing for Fringe Analysis	120
		6.7.2 Phase Shifting Technique for Increasing	
		Displacement Resolution	120
	6.8	Real-Time Thermal-Mechanical Loading Tools	123
		6.8.1 Micro-Mechanical Testing	123
		6.8.2 Environmental Chamber	124
	6.9	Warpage Measurement Using PM-SM System	124
		6.9.1 Shadow Moiré and Project Moiré Setup	125
		6.9.2 Warpage Measurement of a BGA, Two Crowded PCBs	127
		Chapter Summary	131
	Refe	rences	131
7	Appl	ication of Fracture Mechanics	135
		Fundamental of Fracture Mechanics	135
		7.1.1 Energy Release Rate	136
		7.1.2 J Integral	138
		7.1.3 Interfacial Crack	139
	7.2	Bulk Material Cracks in Electronic Packages	141
		7.2.1 Background	141
		7.2.2 Crack Propagation in Ceramic/Adhesive/Glass System	142
	7.0	7.2.3 Results	146
	7.3	Interfacial Fracture Toughness	148
		7.3.1 Background	148
		7.3.2 Interfacial Fracture Toughness of Flip-Chip Package	1.50
	7.4	between Passivated Silicon Chip and Underfill	150
	7.4	Three-Dimensional Energy Release Rate Calculation	159
		7.4.1 Fracture Analysis 7.4.2 Results and Comparison	160 160
	7.5	Chapter Summary	165
		rences	165
			10.2
8		urrent Engineering for Microelectronics	169
	8.1 8.2	Design Optimization New Developments and Trends in Integrated	169
	0.2	Design Tools	179
	8.3 Chapter Summary		
	8.3 Chapter Summary References		

viii Contents

Par	t II	Modeli	ng in Microelectronic Packaging and Assembly	185	
9	Турі	cal IC P	Packaging and Assembly Processes	187	
			Process and Thinning	188	
		9.1.1	Wafer Process Stress Models	188	
		9.1.2	Thin Film Deposition	189	
		9.1.3	Backside Grind for Thinning	191	
	9.2	Die Pic	ck Up	193	
	9.3	Die At	tach	198	
		9.3.1	Material Constitutive Relations	200	
		9.3.2	Modeling and Numerical Strategies	201	
		9.3.3	FEA Simulation Result of Flip-Chip Attach	204	
	9.4	Wire B		206	
		9.4.1		207	
			Wire Bonding Process with Different Parameters	208	
		9.4.3	· ·	210	
		9.4.4	1 7	212	
			Impact of Friction Coefficients between Bond Pad and FAB	214	
		9.4.6	ı	217	
		9.4.7	•	217	
		9.4.8			
			Temperature after Wire Bonding	221	
	9.5	Moldin		223	
			Molding Flow Simulation	223	
		9.5.2	Curing Stress Model	230	
	0.6		Molding Ejection and Clamping Simulation	236	
	9.6		ame Forming/Singulation	241	
			Euler Forward versus Backward Solution Method Punch Process Setup	242	
			Punch Simulation by ANSYS Implicit	242 244	
			Punch Simulation by ANSTS Implicit Punch Simulation by LS-DYNA	2 44 246	
				248	
	0.7			252	
			a Summary	252	
	Keic	iclices		232	
10	9.7 Chapter Summary References O Opto Packaging and Assembly				
	10.1	Silicon	Substrate Based Opto Package Assembly	255	
			State of the Technology	255	
			Monte Carlo Simulation of Bonding/Soldering Process	256	
			Effect of Matching Fluid	256	
			Effect of the Encapsulation	258	
	10.2		ng of a Pump Laser Module	258	
			Module Description	258	
			Module Packaging Process Flow	258	
		10.2.3			
			Sealing Process	259	
		10.2.4		260	
	10.3	10.2.5		262	
			er Summary	264	
	Kete	rences		264	
11	MEN		MEMS Package Assembly	267	
	11.1		sure Sensor Packaging (Deformation and Stress)	267	
		11.1.1	Piezoresistance in Silicon	268	
		11.1.2	Finite Element Modeling and Geometry	270	

Contents ix

			Material Properties Results and Discussion	270 271
	11.2		ing of Pressure Sensor	273
	11.2	11.2.1		273
			Modeling	274
			Results	276
			Experiments and Discussions	277
	11.3		o-Fluid Based Accelerometer Packaging	279
	11.5		Device Structure and Operation Principle	279
			Linearity Analysis	280
		11.3.2	Design Consideration	284
			Fabrication	285
			Experiment	285
	114		Packaging for a Capacitance Based Accelerometer	288
	11.7		Micro-Machined Accelerometer	289
			Wafer-Level Packaging	290
			Packaging of Capped Accelerometer	296
	11.5		essure Monitoring System (TPMS) Antenna	303
	11.5	11.5.1		304
			3D Electromagnetic Modeling of Wheel Antenna	306
		11.5.2		307
	11.6		o-Fluid Based Gyroscope Packaging	310
	11.0		Operating Principle and Design	312
			Analysis of Angular Acceleration Coupling	312
			Numerical Simulation and Analysis	314
	11.7		ets for Radar and LED Cooling	316
	11.7		Microjet Array Cooling System	319
			Preliminary Experiments	320
		11.7.2		322
			Comparison and Optimization of Three Microjet Devices	324
	11.8		by Sensor	324
	11.0		Operation Principle	329
			Simulation of Flow Conditions	331
		11.8.3		331
		11.0.5	Chip Surface	333
	11.9	Direct	Numerical Simulation of Particle Separation	333
	11.5		ect Current Dielectrophoresis	335
			Mathematical Model and Implementation	335
			Results and Discussion	
	11.10		ng of Micro-Machine for Use in Gastrointestinal Endoscopy	339 341
	11.10		Methods	343
			Results and Discussion	
	11 11		r Summary	348 353
		ences	1 Summary	
	Kelei	clices		354
12	Syste	m in Pa	nckage (SIP) Assembly	361
	12.1		bly Process of Side by Side Placed SIP	361
	12,1	12.1.1	Multiple Die Attach Process	361
		12.1.2	Cooling Stress and Warpage Simulation after Molding	365
		12.1.3	Stress Simulation in Trim Process	366
	12.2		of the Nonlinear Materials Behaviors on the Flip-Chip	300
			ing Assembly Reliability	369
		12.2.1	Finite Element Modeling and Effect of Material Models	371
		12.2.2	Experiment	374
		12.2.3	Results and Discussions	375

Contents

	12.3	Stacked Die Flip-Chip Assembly Layout and the Material Selection	381
		12.3.1 Finite Element Model for the Stack Die FSBGA	383
		12.3.2 Assembly Layout Investigation	385
		12.3.3 Material Selection	389
	12.4	Chapter Summary	393
		rences	393
Pa	rt III	Modeling in Microelectronic Package Reliability and Test	395
13	Wafe	r Probing Test	397
	13.1	Probe Test Model	397
	13.2	Parameter Probe Test Modeling Results and Discussions	400
		13.2.1 Impact of Probe Tip Geometry Shapes	401
		13.2.2 Impact of Contact Friction	403
		13.2.3 Impact of Probe Tip Scrub	403
		Comparison Modeling: Probe Test versus Wire Bonding	406
	13.4	Design of Experiment (DOE) Study and Correlation of Probing	
		Experiment and FEA Modeling	409
		Chapter Summary	411
	Refe	rences	412
14	Powe	r and Thermal Cycling, Solder Joint Fatigue Life	413
		Die Attach Process and Material Relations	413
		Power Cycling Modeling and Discussion	413
		Thermal Cycling Modeling and Discussion	420
		Methodology of Solder Joint Fatigue Life Prediction	426
	14.5	Fatigue Life Prediction of a Stack Die Flip-Chip on Silicon (FSBGA)	427
	14.6	Effect of Cleaned and Non-Cleaned Situations on the Reliability	
		of Flip-Chip Packages	434
		14.6.1 Finite Element Models for the Clean and Non-Clean Cases	435
		14.6.2 Model Evaluation	435
		14.6.3 Reliability Study for the Solder Joints	437
		Chapter Summary	438
	Refei	rences	439
15	Passi	vation Crack Avoidance	441
		Ratcheting-Induced Stable Cracking: A Synopsis	441
		Ratcheting in Metal Films	445
		Cracking in Passivation Films	447
		Design Modifications	452
		Chapter Summary	452
	Refer	rences	452
16	Drop	Test	453
	16.1	Controlled Pulse Drop Test	453
		16.1.1 Simulation Methods	454
		16.1.2 Simulation Results	457
		16.1.3 Parametric Study	458
	16.2	Free Drop	460
		16.2.1 Simulated Drop Test Procedure	460
		16.2.2 Modeling Results and Discussion	461
	16.3	Portable Electronic Devices Drop Test and Simulation	467
		16.3.1 Test Set-Up	467